



*and free*

# An Efficient Solution to Simulate Mixed-Signal Circuits in C

*Yves Leduc  
Jacques Mequin  
Xavier Albinet*

*Associate Member, Polytech Sophia  
EDA R&D Consultant  
EM Microelectronics, Marin*

# Agenda

Introduction, the landscape and the methods

...

...

The basics of the NAPA compiler and simulator

...

Hierarchy, cells and data cells

...

**C** Resources and functions

User functions

Parameters, values or addresses

...

Tools and synchronization

...

Cell generators

Transfer functions, step and impulse responses

...

Simulation in 'Z' domain

...

Simulation in 's' domain, the SARC engine

...

Full scale simulations

...

Additional description of important resources

A list of the instructions, nodes, user functions...

A few references and conclusion



*Example, modeling a SWC 'multiply by 2' cell*

*Example, a simulation of a  $\Sigma\Delta$  SWC modulator*

*Example, the random walk*

*Example, a 2<sup>nd</sup> order resonator software solution*

*Example, an offset compensated SWC integrator*

*Example, synchronization of FFT and TSNR*

*Example, a digital IIR filter*


*Example, a cascade of 3 analog biquadratic filters*

*Example, a 1<sup>st</sup> order  $\Sigma\Delta$  SWC modulator*

*Example, a 3<sup>rd</sup> order  $\Sigma\Delta$  SWC modulator*



# The Design Process



# Modeling is Essential in the Design of a Circuit.

Successive high level abstractions are key for an efficient **Divide and Conquer** strategy.

Modeling creates a structure like the multi-layers of an onion. Each layer brings new informations about the circuit under design.



Peeling onions makes me cry.  
Modeling should be less stressing.



# "All models are WRONG, but some are USEFUL"



*a citation attributed to late George E.P. Box.*


*George E.P. Box, Statistician, 1919 - 2013*

*Design of experiments, Bayesian statistics, Time series...*

ICI,  
Princeton University,  
University of Wisconsin–Madison

Contributions: *Response-surface methodology,*  
*Box–Jenkins method,*  
*Box–Cox transformation ...*

<https://commons.wikimedia.org/wiki/File:GeorgeEPBox.jpg>




How to Avoid Tears when Peeling Onions

Happily, we have a few  
solutions to produce models  
without tears



# Modeling in 'Z' of a SWC Circuit



Transfer Function

07

(modeling)

wxMaxima screen

This simple model comforts our understanding and prepares to exhaustive simulations.

```
>>> Normal termination maxima 5.17 s [95.43, 98.39]%
*****
```


$$XFER = \frac{(A Ca + A C2 + A C1) Offs + ((A^2 + A) C2 + (A^2 + A) C1) Vin}{(A+1) Ca + (A+1) C2 + (A^2 + 2 A + 1) C1}$$

\*\*\*\*\* [ No offset ] XFER =  $\frac{(A C2 + A C1) Vin}{Ca + C2 + (A+1) C1}$

\*\*\*\*\* [ A infinite ] XFER =  $\frac{(C2 + C1) Vin}{C1}$

# Modeling in Z Domain per Phase or per Cycle

Multiply-by-Two SWC Circuit



wxMaxima screen

```
>>> Normal termination Maxima 5.55 s / wall 5.65 s [94.83, 98.39]%
```

\*\*\*\*\* XFER[a] =  $\frac{A \text{Offs}}{A+1}$

XFER[b] =  $\frac{((A^2+A) Ca + (A^2+A) C2 + (A^2+A) C1) \text{Offs} Z + (-A^2 Ca - A^2 C2 - A^2 C1) \text{Offs} + ((A^2+A) C2 + (A^2+A) C1) \text{Vin}}{((A+1) Ca + (A+1) C2 + (A^2+2 A+1) C1) Z}$

\*\*\*\*\* [ No offset ] XFER[a] = 0

XFER[b] =  $\frac{(A C2 + A C1) \text{Vin}}{(Ca + C2 + (A+1) C1) Z}$

\*\*\*\*\* [ A infinite ] XFER[a] =  $\text{Offs}$

XFER[b] =  $\frac{(Ca + C2 + C1) \text{Offs} Z + (C2 + C1) \text{Vin} + (-Ca - C2 - C1) \text{Offs}}{C1 Z}$

\*\*\*\*\* XFER

```
>>> Normal termination Maxima 5.19 s / wall 5.2 s [95.42, 98.39]%
```

\*\*\*\*\* XFER =  $\frac{(A Ca + A C2 + A C1) \text{Offs} + ((A^2+A) C2 + (A^2+A) C1) \text{Vin}}{(A+1) Ca + (A+1) C2 + (A^2+2 A+1) C1}$

\*\*\*\*\* [ No offset ] XFER =  $\frac{(A C2 + A C1) \text{Vin}}{Ca + C2 + (A+1) C1}$


\*\*\*\*\* [ A infinite ] XFER =  $\frac{(C2 + C1) \text{Vin}}{C1}$



per phase

per cycle

# An Example, Modeling and Simulating a SWC Circuit in 's'

library file '/Simulate/NapaDos/Hdr/Max/SWC\_Integrator/Maloberti\_Integrator1\_NI.sch'






# Modeling in 's' of a Continuous-Time Circuit

wxMaxima screens

$$\begin{aligned}
 & s^2 C_7 C_8 (R_3 R_4 + R_2 ((A_V + 1) R_4 + R_3)) (R_5 + R_1) R_6 R_9 \\
 & [95.15, 98.39]\% \\
 & .mac' \\
 & C_7 R_9 + C_8 R_6 \\
 & C_8 (R_3 R_4 + R_2 ((A_V + 1) R_4 + R_3)) R_5 + R_1 \\
 & (R_3 R_4) R_6 + (R_3 R_4) R_7 \\
 & R_3 R_4 + (A_V^2 + A_V + 1) R_3 R_4 + R_2 R_3 (R_5 + R_1) \\
 & R_3 R_4 + R_2 R_3 (R_5 + R_1) \\
 & R_3 R_4 + R_2 R_3 (R_5 + R_1) \\
 & R_3 R_4 + R_2 R_3 (R_5 + R_1) \\
 & R_3 R_4 + R_2 R_3 (R_5 + R_1)
 \end{aligned}$$


Transfer Functions



AV infinite:

$$\begin{aligned}
 XFER \text{ (LP)} &= -\frac{R_3 R_4 (R_5 + R_1)}{C_7 C_8 R_2 R_4 (R_5 + R_1) R_6 R_9 |s|^2 + C_7 R_1 (R_3 R_4 + R_2 (R_4 + R_3)) R_9 |s| + R_2 R_3 (R_5 + R_1)} \\
 XFER \text{ (HP)} &= -\frac{C_7 C_8 R_3 R_4 (R_5 + R_1) R_6 R_9 |s|^2}{C_7 C_8 R_2 R_4 (R_5 + R_1) R_6 R_9 |s|^2 + C_7 R_1 (R_3 R_4 + R_2 (R_4 + R_3)) R_9 |s| + R_2 R_3 (R_5 + R_1)} \\
 XFER \text{ (BP)} &= \frac{C_7 R_3 R_4 (R_5 + R_1) R_9 |s|}{C_7 C_8 R_2 R_4 (R_5 + R_1) R_6 R_9 |s|^2 + C_7 R_1 (R_3 R_4 + R_2 (R_4 + R_3)) R_9 |s| + R_2 R_3 (R_5 + R_1)}
 \end{aligned}$$

### Schematic Editor



# SWC Circuit Modeled in 's' to Introduce Bandwidth

This model needs a more sophisticated simulator engine

wxMaxima screen

```
>>> Normal termination Maxima 4.62 s / wall 4.67 s [95.61, 98.39]%
```

```
XFER =
(C2 PHIa PHIb (2 C1 PHIb RDS + PHIa (2 C1 (RDS - A PHIb) + Ca RDS)) /s^2 +
((C2 + C1) PHIb^2 RDS + PHIa (PHIb (3 C2 RDS - A ((C2 + C1) PHIb + (C2 + C1) PHIa)) + ((Ca + 2 C1) PHIb + (Ca + C2 + C1) PHIa) RDS)) /s + (PHIb + PHIa) RDS) / (C1 C2 Ca Cload PHIa^3 PHIb^2 RDS /s^4 + PHIa^2
PHIb ((C1 (C2 (3 Cload + Ca) + Ca Cload) + C2 Ca Cload) PHIb RDS + PHIa (C1 (C2 (Ca (RDS + PHIb) + 2 Cload RDS) + Ca Cload RDS) + C2 Ca Cload RDS)) /s^3 + PHIa (
(C1 (2 Cload + Ca + 2 C2) + C2 (2 Cload + Ca) + Ca Cload) PHIb^2 RDS + PHIa
(PHIb (2 C1 Ca RDS + (C1 (Ca + (A + 3) C2) + C2 Ca) PHIb + (C1 (Ca + (A + 2) C2) + C2 Ca) PHIa) + (((2 Ca + 3 (C2 + C1) ) Cload + C2 (2 Ca + 3 C1) ) PHIb + (C1 (Cload + Ca + C2) + (Ca + C2) Cload ) PHIa ) RDS )) /s^2 + ((Cload + Ca + C2 + C1) PHIb^2 RDS + PHIa
(PHIb (4 C2 RDS + (Ca + (A + 2) (C2 + C1) ) PHIb) + ((2 Cload + 3 Ca + 2 C1) PHIb + (Cload + 2 (Ca + C2) + C1) PHIa) RDS + PHIa ((2 Ca + (A + 3) C2 + (2 A + 3) C1) PHIb + (Ca + C2 + (A + 1) C1) PHIa )) /s + (PHIb + PHIa ) (RDS + (A + 1) PHIb + (A + 1) PHIa ))
```

# Environment, Constraints, Motivation... and Tactics !

What do we need? How to organize a simulation? How to enforce reuse? ...

We need to keep a **TIGHT CONTROL** on the modeling and on the simulations !  
We will **ENFORCE THE COHERENCE** of the netlists.

We need ultimate **SPEED**.


We have chosen **ANSI-C** as it is fast and is a de-facto standard.

The netlist must be as **CONCISE** and crystal clear as possible.

We have an imperious constraint: a short term and steady **ROI**.

We have chosen an **INCREMENTAL DEVELOPMENT** of the project.

And **NO HASSLE**. **FREEWARE** only.



# For Portability, ANSI-C ! But ...

**C is verbose.**

As a return of experience, **C** is not suited to describe one-time programs as the coding and debugging are time-consuming. -This is not our job- .

**C is lax.**


We need a strict control of the code as we cannot mix freely analog and digital signals.

**C is too generic.** We need a more specialized language.

Our target is signal processing.

**C compiler produces cryptic error messages.** Debugging is overwhelming.

**C is loose and presents surprising hazards, limitations ...**



2 / 3 = 0  
(double) ( 2 / 3 ) = 0.0  
2.0 / 3 = 0.666..


int n = 1;  
&n ? no problem  
&1 ? ERROR

# Our Choice, an Ad-Hoc Cycle Driven Simulator

We need to find a golden solution, so that we can have our cake and eat it.


We will not use a generic simulator running netlists but we will build an ad-hoc executable which **IS** the simulator of our netlist.

We will use a language of netlist which will have a direct translation in a streamlined dedicated '**C**' code which will be compiled and executed on the fly.



# The Simulations Are Therefore Just Fast

Example: **81 TSNR** for a **3<sup>rd</sup> Order ΣΔ SWC Modulator.**  
 These TSNR need a total of **81 FFTs of  $2^{16}$  points.**  
 A simulation of **5.3 millions cycles.**



```

*****
**** TSNR Analysis of a MASH 2+1 SWC Sigma-Delta Modulator
****


NAPA Tools Information: ( tsnr[0]) Appending ad hoc template to tsnr data

**** Random Seed [I] : 77878825 *****
**** Output Tag [O] : 254179993 *****
**** NAPA Compiler : V4.00 for Win64 *****
**** Main Netlist : TSNR.tmp *****
**** Simulator Time : 2.65421 s *****
**** Simulator Index : 5 308 417 *****
**** Tool Index : 81 *****
**** Run Time I/O : *****
-> stdout [ 0] *****
**** Stopwatch : H00:M00:S00.877 *****
**** Normal Termination *****




```

[TSNR]

< 0.9 second



# Napa, a Compiler and a Simulator




A screenshot of a Windows-style file explorer window titled "C:\Simulate". The window shows a list of files and folders in a table format:

Nom	Modifié le	Type
DocDos	28/02/2019 21:13	Dossier de fichiers
EditorDos	19/04/2019 17:01	Dossier de fichiers
InstallDos	04/03/2019 09:43	Dossier de fichiers
MacDos	28/02/2019 21:17	Dossier de fichiers
MaximaDos	08/04/2019 08:16	Dossier de fichiers
NapaDos	28/02/2019 21:18	Dossier de fichiers
PanelDos	28/02/2019 21:18	Dossier de fichiers
PlotDos	05/03/2019 19:53	Dossier de fichiers
SarcDos	22/04/2019 10:33	Dossier de fichiers
UtilDos	05/03/2019 10:26	Dossier de fichiers
_FIRST_READ_THIS_WARNING_.pdf	10/04/2014 16:18	Adobe Acrobat Document
_INSTALL.txt	17/02/2019 17:09	Document texte
DISCLAIMER_and_CONDITIONS_.pdf	18/11/2013 11:53	Adobe Acrobat Document

# Mixed Signal: Analog and Digital

<https://www.gnu.org/graphics/meditate.fr.html>



**SIGNAL**

■ Digital or analog signal represented by 'node ...'

**Parameter**

■ Analog parameter represented by 'dvar ...'  
■ Digital parameter represented by 'ivar ...'



The simulations will rely on the ANSI-C compiler **gcc**.

Our choice:

analog

double float



for its resolution of **15** digits

digital



long long int

for its range of  $[-2^{63}, 2^{63}]$

# The Nodes



# Sorting the Nodes for a Linear Computing Flow



# A Minimalist List of Basic Elements



James Petts from London, England  
[CC BY-SA 2.0 (<https://creativecommons.org/licenses/by-sa/2.0/>)]

Z domain models may be built with these elements.

Analog type           Digital type     

Output

Control

Resource

Sampling Frequency

One-lined C expression

+

X

Delay

Initialization

*output ...*

*terminate ...*

*header ...*

*fs ...*

*ivar ...*

*dvar ...*

*node .. ialgebra ...*

*node .. dalgebra ...*

*node .. dc ...*

*node .. sum ...*

*node .. offset ...*


*node .. prod ...*

*node .. gain ...*

*node .. delay ...*

*init ...*

# An Example: the Random Walk



# Modeling a 2D Random Walk

22

ANSI-C, C11 code, file 'random\_walk.c'

From the Crimson Editor :

NAPA main netlist, file 'random\_walk.nap'

```
header <napa.hdr>
header <Function/random.hdr>

fs      1.0

dvar   stp    0.3

node   phi     dalgebra  rand_uniform(0.0,_2pi_)
node   xstep   dalgebra  stp * sin(phi)
node   ystep   dalgebra  stp * cos(phi)

node   xd      delay    x
node   yd      delay    y

node   x       sum      xd  xstep
node   y       sum      yd  ystep

output  stdout  x  y  phi

terminate 1000LL <= LOOP_INDEX
```

Napa netlist  
compiler

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double  FSL = 1.0;
double  napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double  d_var_stp = 0.3;
double  d_node_xd = 0.0;
double  d_node_yd = 0.0;
double  d_node_phi = 0.0;
double  d_node_ystep = 0.0;
double  d_node_y = 0.0;
double  d_node_xstep = 0.0;
double  d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0,_2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
}

} while (!(1000LL <= LOOP_INDEX));
...
```

# The Control

```
header <napa.hdr>
header <Function/random.hdr>

fs 1.0

dvar stp 0.3

node phi dalgebra
node xstep dalgebra
node ystep dalgebra rand_uniform(0.0, _2pi_)
                stp * sin(phi)
                stp * cos(phi)

node xd delay x
node yd delay y

node x sum xd xstep
node y sum yd ystep

output stdout x y phi
```

```
terminate 1000LL <= LOOP_INDEX
```

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;
    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0, _2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
} while (!(1000LL <= LOOP_INDEX));
```

# The Initialization and the Loop

```
header <napa.hdr>
header <Function/random.hdr>

fs      1.0

dvar    stp   0.3

node    phi    dalgebra rand_uniform(0.0,_2pi_)
node    xstep  dalgebra stp * sin(phi)
node    ystep  dalgebra stp * cos(phi)

node    xd     delay  x
node    yd     delay  y

node    x      sum    xd  xstep
node    y      sum    yd  ystep

output  stdout  x  y  phi

terminate 1000LL <= LOOP_INDEX
```

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0, _2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
} while (!(1000LL <= LOOP_INDEX));
```

} Initialization

} A single loop

# Type Determination and Declaration

```
header    <napa.hdr>
header    <Function/random.hdr>

fs        1.0

dvar → double 0.3

node      double  ← dagebra   rand_uniform(0.0,_2pi_)
node      xstep   ← dagebra   stp * sin(phi)
node      ystep   ← dagebra   stp * cos(phi)

node      double  ← delay   double
node      yd      ← delay   y

node      double  ← sum    double  double
node      y       ← sum    yd     ystep

output    stdout  x  y  phi

terminate 1000LL <= LOOP_INDEX
```

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0,_2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
}

} while (!(1000LL <= LOOP_INDEX));
```

3 categories of Nodes: digital, analog or 'chameleonic'

# Sorting and Compilation of the Nodes

```
header <napa.hdr>
header <Function/random.hdr>

fs      1.0

dvar    stp    0.3

node    phi    dalgebra   rand_uniform(0.0, _2pi_)
node    xstep  dalgebra   stp * sin(phi)
node    ystep  dalgebra   stp * cos(phi)

node    xd     delay    x
node    yd     delay    y

node    x      sum      xd  xstep
node    y      sum      yd  ystep

output  stdout  x  y  phi

terminate 1000LL <= LOOP_INDEX
```

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double  FSL = 1.0;
double  napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double  d_var_stp = 0.3;

double  d_node_xd = 0.0;
double  d_node_yd = 0.0;
double  d_node_phi = 0.0;
double  d_node_ystep = 0.0;
double  d_node_y = 0.0;
double  d_node_xstep = 0.0;
double  d_node_x = 0.0;

old value of x
do {
    napa_abs_time = ((double)LOOP_INDEX) / FSL;
    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0,_2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout,"%e", napa_abs_time);
    fprintf(stdout, "% .12e % .12e % .12e\n", d_node_x,d_node_y,d_node_phi);
    LOOP_INDEX++;
} while (!(1000LL <= LOOP_INDEX));
new value of x
...
```

# Introduction of a 'C' Formula

```
header <napa.hdr>
header <Function/random.hdr>

fs 1.0

dvar stp 0.3

node phi dalgebra rand_uniform(0.0,_2pi_)
node xstep dalgebra stp * sin(phi)
node ystep dalgebra stp * cos(phi)

node xd delay x
node yd delay y

node x sum xd xstep
node y sum yd ystep

output stdout x y phi

terminate 1000LL <= LOOP_INDEX
```

copy,  
process  
and paste

C formula may be directly introduced

in nodes        *dalgebra, ialgebra, dc ...*  
in instructions *dvar, ivar, init, terminate ...*

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0,_2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
} while (!(1000LL <= LOOP_INDEX));
...
```

# Inclusion of a 'C' Resource

```
header <napa.hdr>
header <Function/random.hdr>

fs      1.0

dvar   stp    0.3

node   phi    dalgebra rand_uniform(0.0, _2pi_)
node   xstep  dalgebra stp * sin(phi)
node   ystep  dalgebra stp * cos(phi)

node   xd     delay  x
node   yd     delay  y

node   x      sum    xd  xstep
node   y      sum    yd  ystep

output  stdout  x  y  phi

terminate 1000LL <= LOOP_INDEX
```

If a function is not a **C** native function, an external resource must be included to the produced **C** code, and therefore will be compiled **with** this code.

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0, _2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
} while (!(1000LL <= LOOP_INDEX));
```

# Time-Domain Output

```
header <napa.hdr>
header <Function/random.hdr>

fs 1.0

dvar stp 0.3

node phi dalgebra rand_uniform(0.0, _2pi_)
node xstep dalgebra stp * sin(phi)
node ystep dalgebra stp * cos(phi)

node xd delay x
node yd delay y

node x sum xd xstep
node y sum yd ystep

output stdout x y phi

terminate 1000LL <= LOOP_INDEX
```

```
...
#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/Function/random.hdr"

double FSL = 1.0;
double napa_abs_time = 0.0;
long long LOOP_INDEX = 0LL;

double d_var_stp = 0.3;

double d_node_xd = 0.0;
double d_node_yd = 0.0;
double d_node_phi = 0.0;
double d_node_ystep = 0.0;
double d_node_y = 0.0;
double d_node_xstep = 0.0;
double d_node_x = 0.0;


do {
    napa_abs_time = ((double) LOOP_INDEX / FSL);

    d_node_xd = d_node_x;
    d_node_yd = d_node_y;
    d_node_phi = rand_uniform(0.0, _2pi_);
    d_node_ystep = d_var_stp * cos(d_node_phi);
    d_node_y = d_node_yd + d_node_ystep;
    d_node_xstep = d_var_stp * sin(d_node_phi);
    d_node_x = d_node_xd + d_node_xstep;
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", d_node_x, d_node_y, d_node_phi);
    LOOP_INDEX++;
}

} while (!(1000LL <= LOOP_INDEX));
```

...

# The Result of this First Example



gnuplot screen

# A Few Other Elements

Weighted Sum



*node .. wsum ...*

DC



*node .. dc ...  
node .. const ...*

Sinewave



*node .. sine ...*


Declaration

*declare ...*

Our first challenge: the **sinewave** is using the ANSI-C function '**sinl( )**'.  
But the trigonometric functions are notoriously slow to compute.

This is a great opportunity for a first exercise.

# An Example: a Second Order Resonator




# This 2-Pole Resonator is Known to Be an Excellent Oscillator

```
## The resonator is implemented as a 2-pole filter described
## by the difference equation:
##
##      X[n]    = 2.0*cos(2Pi*freq/FSL)*X[n-1] - X[n-2]
##
## An initial impulse is required to start the oscillation.
##
##      X[n-1] = sin(phase)
##      X[n-2] = sin(phase - (2Pi*freq/FSL))

...
declare (analog) x0                                // the resonator is analog !
dvar   k 2.0 * cos(_2pi_* (freq/FSL))
node  x0 wsum      k x1   -1.0 x2
node  x1 delay     x0
node  x2 delay     x1
node  s gain      ampl  x1
node  out offset   off   s

init x1 sin(phase)                                // output of delay x0 -> x1
init x2 sin(phase-(_2pi_* (freq/FSL)))           // output of delay x1 -> x2
...
```



# This is an Opportunity to Introduce Hierarchy: the Cell

file 'osc.net'

```
cell_interface $out $off $amp1 $freq $phase

## The resonator is implemented as a 2-pole filter described
## by the difference equation:
##
##      X[n]    = 2.0*cos(2Pi*fsl)*X[n-1] - X[n-2]
##
## An initial impulse is required to start the oscillation.
##
##      X[n-1] = sin(phase)
##      X[n-2] = sin(phase - (2Pi*fsl))


declare (analog) $off $amp1 $freq $phase
declare (constant) $freq $phase           // not such modulation

declare (analog) $x0                      // the resonator is analog !

dvar   $k 2.0 * cos(_2pi_*($freq/FSL))

node  $x0  wsum      $k  $x1  -1.0  $x2
node  $x1  delay     $x0
node  $x2  delay     $x1
node  $s   gain      $amp1  $x1
node  $out offset    $off    $s

init  $x1  sin($phase)                  // output of delay x0 -> x1
init  $x2  sin($phase-(_2pi_*($freq/FSL))) // output of delay x1 -> x2
```



# The Cell Expansion, a Simple Process

file 'osc.exp'

cell\_interface \$out \$off \$amp1 \$freq \$phase  
file 'osc.net'

```
declare (analog)      $off $amp1 $freq $phase
declare (constant)    $freq $phase
declare (analog)      $x0
dvar   $k 2.0 * cos(_2pi_*($freq/FSL))
node   $x0 wsum        $k $x1 -1.0 $x2
node   $x1 delay       $x0
node   $x2 delay       $x1
node   $s gain         $amp1 $x1
node   $out offset     $off $s
init   $x1 sin($phase)
init   $x2 sin($phase-(_2pi_*($freq/FSL)))
```

insert

```
title "a resonator made with a 2-pole filter running at #freq Hz"
header <napa.hdr>
fs    1.0e6
node  out0 sine      off ampl freq phase
## >> node out1 cell pls "./osc.net" off ampl freq phase
```

```
declare (analog)      off ampl freq phase
declare (constant)    freq phase
declare (analog)      pls__x0
dvar   pls__k 2.0 * cos(_2pi_*(freq/FSL))
node   pls__x0 wsum    pls__k pls__x1 -1.0 pls__x2
node   pls__x1 delay   pls__x0
node   pls__x2 delay   pls__x1
node   pls__s gain     ampl  pls__x1
node   out1 offset     off   pls__s
init   pls__x1 sin(phase)
init   pls__x2 sin(phase-(_2pi_*(freq/FSL)))
```

## <<

```
node  out2 osc      off ampl freq phase
dvar  per   1.0/freq
dvar  off   0.0
dvar  ampl  1.0
dvar  freq  440.0
dvar  phase _pi4_
output stdout out0 out1 out2
terminate (2.0*per) <= TIME
```

The expansion,  
a job of the PARSER

# Let's Compare both Solutions

```

file 'osc.nap'

header <napa.hdr>

title "a resonator made with a 2-pole filter running at #freq Hz"

fs 1.0e6

#* sinewave, method 1
node out0 sine off ampl freq phase


#* sinewave, method 2a and 2b
node out1 cell pls "./osc.net" off ampl freq phase
node out2 osc off ampl freq phase

dvar per 1.0/freq
dvar off 0.0
dvar ampl 1.0
dvar freq 440.0      // 12 Tone Equal Temperament, A4 @ 440Hz
dvar phase _pi4

output stdout out0 out1 out2

terminate (2.0*per) <= TIME

```




# Cross Reference

```
file 'osc.nap'  
1. header <napa.hdr>  
2.  
3. title "a resonator made with a 2-pole filter running at #freq Hz"  
4.  
5. fs 1.0e6  
6.  
7. node out0 sine off ampl freq phase  
8. node out1 cell pls "./osc.net" off ampl freq phase  
9.  
10. node out2 osc off ampl freq phase  
11.  
12. dvar per 1.0/freq  
13. dvar off 0.0  
14. dvar ampl 1.0  
15. dvar freq 440.0 // 12 Tone Equal Temperament, A4 @ 440Hz  
16. dvar phase _pi4_  
17.  
18. output stdout out0 out1 out2  
19.  
20. terminate (2.0*per) <= TIME
```

```
file 'osc.net'  
1. cell_interface $out $off $ampl $freq $phase  
2.  
3. declare (analog) $off $ampl $freq $phase  
4. declare (constant) $freq $phase  
5. declare (analog) $x0  
6. dvar $k 2.0 * cos(_2pi_*( $freq/FSL))  
7. node $x0 wsum $k $x1 -1.0 $x2  
8. node $x1 delay $x0  
9. node $x2 delay $x1  
10. node $s gain $ampl $x1  
11. node $out offset $off $s  
12. init $x1 sin($phase)  
13. init $x2 sin($phase-(_2pi_*( $freq/FSL)))
```

```
Administrator: NAPA Cross Reference: Source File *** osc.nap ***  
*****  
  
List of Files  
A. -> "osc.tmp"  
B. -> "osc.net"  
*****  
  
List of Headers  
A.1 <- "/Simulate/NapaDos/Hdr/napa.hdr"  
Sampling Information  
A.5 <- [ main sampling frequency ]  
List of Nodes  
A.7 <- out0  
A.8 B.11 <- out1  
A.10 <- out2  
A.8 B.10 <- pls_s  
A.8 B.7 <- pls_x0  
A.8 B.8 <- pls_x1  
A.8 B.9 <- pls_x2  
List of Variables  
A.14 <- ampl  
A.15 <- freq  
A.13 <- off  
A.12 <- per  
A.16 <- phase  
A.8 B.6 <- pls_k  
A.8 B.12 <- [ init ]  
A.8 B.13 <- [ init ]  
List of Declarations  
A.8 B.3 <- ampl  
A.8 B.3 <- freq  
A.8 B.4 <- freq  
A.8 B.3 <- off  
A.8 B.4 <- phase  
A.8 B.3 <- phase  
A.8 B.5 <- pls_x0  
List of IO's  
A.18 <- [ output ]  
Terminate  
A.20 <- [ terminate ]  
*****
```

# Precision



# Benchmarks

file './osc1.c'

file './osc1.nap'

```
header <napa.hdr>¶
¶
title "a resonator made with a 2-pole filter"¶
¶
fs 1.0¶
¶
node out cell s "./osc.net" 0.0 1.0 440.0 0.0¶
¶
terminate 1000000000000 <= LOOP_INDEX¶
```


```
...
/* (start main loop)
napa_waypoint = 5; */
¶
do {
¶
    napa_abs_time = napa_abs_loop; ¶
    /* block 1 (update variables) is empty */ ¶
    /* block 2 (update nodes) */ ¶
    /* always */ {
        d_node_s_x2 = d_node_s_x1; ¶
        d_node_s_x1 = d_node_s_x0; ¶
        d_node_s_x0 = (d_var_s_k) * (d_node_s_x1); ¶
        d_node_s_x0 -= d_node_s_x2; ¶
        d_node_s_s = d_node_s_x1; ¶
        d_node_out = d_node_s_s; ¶
    }
    /* block 3 (output) is empty */ ¶
    napa_abs_loop++; ¶
} while (!TERMINATE);
/* (main loop completed)
napa_waypoint = 6;
...
...
```



file './osc2.nap'

```
header <napa.hdr>¶
¶
title "a sinewave"¶
¶
fs 1.0¶
¶
node out sine 0.0 1.0 440.0 0.0¶
¶
terminate 1000000000 <= LOOP_INDEX¶
```

# Speed



```
**** a resonator made with a 2-pole filter
****


***** Random Seed [I] : 778316738 *****
***** Output Tag [O] : 779821950 *****
*****
***** NAPA Compiler : V4.00 for Win64 *****
*****
***** Main Netlist : 00.tmp *****
*****
***** Simulator Time : 1.00000 Gs *****
***** Simulator Index : 1 000 000 001 *****
*****
***** Run Time I/O :
-> 00.log [ 0 ] *****
*****
***** Stopwatch : H00:M00:S09.580 *****
```

# More about the Cells

41

library file '/Simulate/NapaDos/Net/Clock/clock102.net'

```
cell_interface $dummy $clk1 $clk2 $pattern $length
node $clk   clock $pattern $length
node $nclk  inv   $clk
node $clk1   nor   $nclk $d2
node $d1    delay $clk1
node $clk2   nor   $clk  $d1
node $d2    delay $clk2
```




A cell may have multiple outputs !  
Use the identifier '**void**' for a greater clarity.

```
title "Generation of a set of non overlapping clocks, $F"
header <napa.hdr>
fs 1.0

node void cell ca <Clock/clock102.net> clk1a clk2a "01" 8
node void cell cb <Clock/clock102.net> clk1b clk2b "110" 8
node void cell cc <Clock/clock102.net> clk1c clk2c "01.10" 5

output stdout    LOOP_INDEX clk1a clk2a clk1b clk2b clk1c clk2c
terminate 50LL < LOOP_INDEX
```

```
ca_clk = 00000000 11111111 00000000 11111111 00000000 11111111...
cb_clk = 11111111 11111111 00000000 11111111 11111111 00000000...
cc_clk = 0000 11111 11111 00000 11111 00000 11111 00000 11111...
```



# A First 'go with the flow' Status

Until now, we have defined

*the signals and the parameters  
a few elements to describe simple netlists  
a few simple activation's elements  
an efficient hierarchical mechanism  
a simple control of the flow*

*node, dvar, ivar  
gain, sum, delay, multiplexer...  
dc, sinewave, ...  
cell  
do { ... } while (!TERMINATE)*


The description is OPEN to host **C** expressions  
But we have to manage painfully the resources

*dc, dvar, ialgebra, terminate, ...  
header*

We have implemented the capability to CHECK many potential mistakes in the description.  
But, we have REDUCED the capability offered by the **C** language.

But we LEFT THE ANALYSIS of the results to external analysis tools through output files.  
And it is of course NOT a good idea to postprocess the millions lines of an external file to produce a result.

# Additional Control of the C Code using the C Macro Preprocessor



FYI, the '**directive LOGFILE**' triggers the generation of a log file during the simulation.  
The code activated by this directive is located in file '*Simulation/Napados/Hdr/napa.hdr*'

# Manual or Automatic Inclusion of Header Files

Function '**sqrt( )**', being a native function, does not need any specific action.

The function '**lin2db( )**' is not a native ANSI-C function and the corresponding code must be included.

*'manual insertion'*

file './lin2db.nap'

```
header <napa.hdr>
header <Function/convert1.hdr> ←
fs      1.0e6
node    amp1db  dalgebra  lin2db(amp1, ref)
node    amp1    dalgebra  sqrt(2.0*(double)(1LL+LOOP_INDEX))
dvar    ref      1.0
output   stderr   amp1  amp1db
terminate 10LL <= LOOP_INDEX
```



library file '/Simulate/Napados/Hdr/Function/convert1.hdr'

```
#ifndef __FUNCTION_CONVERT1_HDR__
#define __FUNCTION_CONVERT1_HDR__

double lin2db(double x, double ref);

double lin2db(double x, double ref) {
    if (0.0 >= x) {
        fprintf(stderr, "\nNAPA Run Time Error: (%s)\n", __func__);
        fprintf(stderr, " Input <%g> is not strictly positive\n",x);
        exit(EXIT_FAILURE);
    }
    if (0.0 >= ref) {
        fprintf(stderr, "\nNAPA Run Time Error: (%s)\n", __func__);
        fprintf(stderr, " Reference <%g> is not strictly positive\n",ref);
        exit(EXIT_FAILURE);
    }
    return 20.0*log10(x/ref);
}

#endif
```

```
...
#ifndef COMPILE_lin2db
#include "/Simulate/NapaDos/Hdr/Function/convert1.hdr"
#endif
...

```

header <napa.hdr>  
header <toolbox.hdr>

fs 1.0e6  
node ampl **dalgebra**  
node ampldb **dalgebra** sqrt(2.0\*(double)(1LL+LOOP\_INDEX))  
dvar ref 1.0  
output stderr ampl ampldb  
terminate 10LL <= LOOP\_INDEX

file 'lin2db.c'

```
#define COMPILE_lin2db

#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "/Simulate/NapaDos/Hdr/toolbox.hdr"
...
do {
    napa_abs_time = napa_abs_loop * 1.0e-6;

    d_node_ampl = sqrt(2.0*(double)(1LL+LOOP_INDEX));
    d_node_ampldb = lin2db(d_node_ampl, d_var_ref);
    printf(stdout, "%15Le", napa_abs_time);
    printf(stdout, " % .12e % .12e\n", d_node_ampl, d_node_ampldb);
    abs_loop++;
} while (!(10LL < LOOP_INDEX));
...

```

```
#ifndef __FUNCTION_CONVERT1_HDR__
#define __FUNCTION_CONVERT1_HDR__

double lin2db(double x, double ref);

double lin2db(double x, double ref) {
    if (0.0 >= x) {
        fprintf(stderr, "\nNAPA Run Time Error: (%s)\n", __func__);
        fprintf(stderr, " Input <%g> is not strictly positive\n", x);
        exit(EXIT_FAILURE);
    }
    if (0.0 >= ref) {
        fprintf(stderr, "\nNAPA Run Time Error: (%s)\n", __func__);
        fprintf(stderr, " Reference <%g> is not strictly positive\n", r);
        exit(EXIT_FAILURE);
    }
    return 20.0*log10(x/ref);
}
#endif
```

The netlist compiler indicates to the C compiler that the function 'lin2db()' has been detected in the netlist by inserting a C preprocessor macro

'COMPILE\_lin2db'.

By registering once the address of the file containing the code corresponding to the function 'lin2db()' in a library file 'toolbox.hdr', there is no more need to add the corresponding 'header' instruction !

# The Limitations of C expressions

The nodes '*dalgebra*' and '*ialgebra*' suffer from major limitations.

Being a **C** code, only limited verifications are possible.

It is difficult to have a variable number of parameters in functions.

The one-lined **C** expression supports only a single output.

Elaborate functions are difficult to be written.

And the creation of independent instantiations are cumbersome.

file './badcounter.nap'

```
header <napa.hdr>
header "./badcounter.hdr"

fs 1.0e6

ivar v1 counter(1)
node n2 ialgebra counter(2)
node n3 ialgebra counter(3)

output stderr v1 n2 n3

terminate 4LL < LOOP_INDEX
```

file './badcounter.hdr'

```
#ifndef __BADCOUNTER_HDR__
#define __BADCOUNTER_HDR__

double counter(long long stp);

double counter(long long stp) {
    static long long int oldcnt = 0LL;
    long long int cnt;
    cnt = oldcnt;
    oldcnt += stp;
    return cnt;
}
#endif
```

(screen)

```
*****
***** BADCOUNTER
****

# (time domain output)
# absolute_time(s)
0.00000000000000e+000
1.00000000000000e-006
2.00000000000000e-006
3.00000000000000e-006
# absolute_time(s)
```

v1	n2	n3
0	1	3
0	6	8
0	11	13
0	16	18
v1	n2	n3

wrong !

# Unleashing C Expressions: Nodes 'duser' and 'iuser' (1/4)

```

header <napa.hdr>
header "./goodcounter.hdr"


fs 1.0

0 node c1 iuser goodcounter 10 inc
1 node c2 iuser goodcounter
2 node c3 iuser goodcounter -1

ivar inc 4

output stderr c1 c2 c3

terminate 10LL <= LOOP_INDEX
  
```



```

...
#define COMPILE_goodcounter 3 ← the number of instantiations
of the function in the netlist

#include "/Simulate/NapaDos/Hdr/napa.hdr"
#include "./goodcounter.hdr"

long long ivar_inc = 4;

check_iuser_goodcounter_02(10, ivar_inc, 0);
check_iuser_goodcounter_00( 1);
check_iuser_goodcounter_01(-1, 2);

init_iuser_goodcounter_02(10, ivar_inc, 0);
init_iuser_goodcounter_00( 1);
init_iuser_goodcounter_01(-1, 2);

do {
    napa_abs_time = ((double) LOOP_INDEX) / FSL;
    node_c1 = iuser_goodcounter_02(10, ivar_inc, 0);
    node_c2 = iuser_goodcounter_00( 1);
    node_c3 = iuser_goodcounter_01(-1, 2);
    fprintf(stdout, "% .15e", napa_abs_time);
    fprintf(stdout, " % .12e % .12e % .12e\n", i_node_c1, i_node_c2, i_node_c3);
    LOOP_INDEX++;
} while (!(10LL <= LOOP_INDEX));

close_iuser_goodcounter_02(10, ivar_inc, 0);
close_iuser_goodcounter_00( 1);
close_iuser_goodcounter_01(-1, 2);
...
  
```

# Unleashing C Expressions

(2/4)

Static memory allocation

```
file 'goodcounter.hdr'

#ifndef __GOODCOUNTER_HDR__
#define __GOODCOUNTER_HDR__

/* **** iuser function goodcounter' accepts 0, 1 or 2 arguments */
/** node a iuser goodcounter ini step */
/** node b iuser goodcounter      step      (ini = 0) */
/** node c iuser goodcounter      (ini = 0, step = 1) */

/* ** MACRO FUNCTIONS DEFINITIONS **** */

#define     iuser_goodcounter_02(a,b, c)     iuser_goodcounter( b, c)
#define check_iuser_goodcounter_02(a,b, c) check_iuser_goodcounter(   )
#define reset_iuser_goodcounter_02(a,b, c) reset_iuser_goodcounter(a, c)
#define init_iuser_goodcounter_02(a,b, c)  init_iuser_goodcounter(a, c)
#define close_iuser_goodcounter_02(a,b, c) close_iuser_goodcounter(   )

#define     iuser_goodcounter_01(a, b)         iuser_goodcounter( a, b)
#define check_iuser_goodcounter_01(a, b)    check_iuser_goodcounter(   )
#define reset_iuser_goodcounter_01(a, b)   reset_iuser_goodcounter(0, b)
#define init_iuser_goodcounter_01(a, b)    init_iuser_goodcounter(0, b)
#define close_iuser_goodcounter_01(a, b)   close_iuser_goodcounter(   )

#define     iuser_goodcounter_00( a)           iuser_goodcounter( 1, a)
#define check_iuser_goodcounter_00( a)    check_iuser_goodcounter(   )
#define reset_iuser_goodcounter_00( a)   reset_iuser_goodcounter(0, a)
#define init_iuser_goodcounter_00( a)    init_iuser_goodcounter(0, a)
#define close_iuser_goodcounter_00( a)   close_iuser_goodcounter(   )

/* ** FUNCTIONS PROTOTYPES **** */

long long     iuser_goodcounter(          long long stp, int id);
void    check_iuser_goodcounter(          void        );
void    reset_iuser_goodcounter(long long ini,          int id);
void    init_iuser_goodcounter(long long ini,          int id);
void    close_iuser_goodcounter(          void        );
```

```
/* ** GLOBAL VARIABLES **** */

long long     goodcounter_cnt[ COMPILE_goodcounter ];

/* ** FUNCTIONS DEFINITIONS **** */

long long     iuser_goodcounter(long long stp, int id) {
    long long int cnt;
    cnt = goodcounter_cnt[ id ];
    goodcounter_cnt[ id ] += stp;
    return cnt;
}

void    check_iuser_goodcounter(void) {
    return;
}

void    reset_iuser_goodcounter(long long ini, int id) {
    goodcounter_cnt[ id ] = ini;
    return;
}

void    init_iuser_goodcounter(long long ini, int id) {
    reset_iuser_goodcounter(ini, id);
    return;
}

void    close_iuser_goodcounter(void) {
    return;
}

/* **** */

#endif
```

Individual parameter

# A Second ‘go with the flow’ Status

The node ‘duser’ and ‘iuser’ simplify considerably the code to be written to implement a function.  
Not a rocket science, it is simply an efficient ‘divide and conquer’ approach.

( btw, it is not too far from the concepts of an object oriented language )

This is expanding the netlist language considerably without adding complexity.

We can write functions with a variable number of arguments,  
and we can also define easily default values.

*iuser function ‘goodcounter’ accepts 0, 1 or 2 arguments*

*node a iuser goodcounter ini step  
node b iuser goodcounter step  
node c iuser goodcounter*

← (ini = 0)  
← (ini = 0, step = 1)

We will add now a few other features to simplify the netlist description  
and the work of the designer of user’s functions !

# Unleashing C Expressions: Options

(3/4)

```
/* NAPA iuser defined function: "sequence"
/*
/* Generates an integer number from an interval of indices.
/*
/* USAGE: node <node_nam> iuser sequence      <n2>
/*          node <node_nam> iuser sequence      <n2> (up)
/*          node <node_nam> iuser sequence      <n2> (down)
/*          node <node_nam> iuser sequence      <n2> (shuffle)
/*          node <node_nam> iuser sequence      <n2> (shuffle) (aperiodic)
/*          node <node_nam> iuser sequence      <n2> (shuffle) (periodic)
/*          node <node_nam> iuser sequence <n1> <n2>
/*          node <node_nam> iuser sequence <n1> <n2> (up)
/*          node <node_nam> iuser sequence <n1> <n2> (down)
/*          node <node_nam> iuser sequence <n1> <n2> (shuffle)
/*          node <node_nam> iuser sequence <n1> <n2> (shuffle) (aperiodic)
/*          node <node_nam> iuser sequence <n1> <n2> (shuffle) (periodic)
/*
/* Where n1 long integer, limit min of interval [n1, n2] (default: 0) @ init */
/* n2 long integer, limit max of interval [n1, n2] @ init */
/*
/* Optional qualifiers are '(up)', '(down)', or '(shuffle)'.
/* It is possible to periodize the sequence '(periodic)' or '(aperiodic)', @ init */
/* when using the option '(shuffle)'.
/*
/* defaults are '(up)' and '(aperiodic)'.
```

Options extend considerably  
the function capabilities.

We propose that the NAPA  
compiler reduces the  
programmation effort.

```

...
int sequence_typ[ COMPILE_iuser_sequence ];
int sequence_per[ COMPILE_iuser_sequence ];

void check_iuser_sequence(long n1, long n2, int id) {
    if (n2 <= n1) {
        fprintf(stderr, "\nNAPA Run Time Error: (sequence[%d]) Invalid interval\n", id);
        exit(EXIT_FAILURE);
    }

    sequence_typ[id] = 1;           /* default is (up) */
    sequence_per[id] = false;      /* default is (aperiodic) */

    if (ISOPTION("iuser_sequence", id, "up")) { sequence_typ[id] = 1;
} else if (ISOPTION("iuser_sequence", id, "shuffle")) { sequence_typ[id] = 0;
} else if (ISOPTION("iuser_sequence", id, "down")) { sequence_typ[id] = -1; }

    if (ISOPTION("iuser_sequence", id, "periodic")) { sequence_per[id] = true;
} else if (ISOPTION("iuser_sequence", id, "aperiodic")) { sequence_per[id] = false; }

    if (ISNOTOPTION("iuser_sequence", id)) {
        fprintf(stderr, "\nNAPA Run Time Error: (sequence[%d]) Option is not valid\n", id);
        exit(EXIT_FAILURE);
    }
    return;
}

long long iuser_sequence(long n1, long n2, int id) {
    long long n;
    ...
    if (1 == sequence_typ[id]) { /* code for a sequence with a positive slope */
        n = ...
    }
    return n;
}
...

```

( 'napatool.hdr' combines 'napa.hdr' and 'toolbox.hdr' )

'file.nap'

**header** <napatool.hdr>

```

fs 1.0
node sa iuser sequence n1 n2 (down)
node sb iuser sequence n3 (shuffle) (periodic)
ivar n1 1
ivar n2 100
ivar n3 10
output stdout sa sb

```

**options**

**terminate** 20LL <= **LOOP\_INDEX**

"file.c"

...

```
#define COMPILE_iuser_sequence 2
```

...

```
#define ISOPTION(f,i,o) check_for_option(f,i,o)
#define ISNOTOPTION(f,i) (ISOPTION(f,i,"_another_") )
```

...

```
do {
```

...

```
    node_sa = iuser_sequence_02(ivar_n1, var_n2, 0);
    node_sb = iuser_sequence_01(ivar_n3, 1);
```

...

```
} while (!(20LL <= LOOP_INDEX));
```

...

```
int check_for_option(char *fun, long id, char *opt) {
    int yesno = false;
```

...

```
(ad-hoc crosslist of function instantiations and options)
...
return yesno;
}
```

# Unleashing C Expressions

(4/4)

Enabling multiple output functions

```
...
/* An example of a MULTIPLE OUTPUT 'duser' function */

/* node tag duser foo x y z */
    +-----+
    |           |
    v           v
/* node na duser foo tag (outa) */
/* node nb duser foo tag (outb) */
/* node nc duser foo tag (outc) */

#define check_duser_foo_01(a,b)      check_duser_extract_foo(b)
#define check_duser_foo_03(a,b,c,d)  check_duser_compute_foo(a,b,c,d)

#define init_duser_foo_01(a,b)
#define init_duser_foo_03(a,b,c,d)  init_duser_compute_foo(a,b,c,d)

#define reset_duser_foo_01(a,b)
#define reset_duser_foo_03(a,b,c,d)  reset_duser_compute_foo(a,b,c,d)

#define duser_foo_01(a,b)            duser_extract_foo(a,b)
#define duser_foo_03(a,b,c,d)        duser_compute_foo(a,b,c,d)

#define close_duser_foo_01(a,b)
#define close_duser_foo_03(a,b,c,d)

...
file 'foo.hdr'
```

```
...
int    foo_opt[COMPILE_duser_foo];
double foo_a[COMPILE_duser_foo];
double foo_b[COMPILE_duser_foo];
double foo_c[COMPILE_duser_foo];
...

double duser_compute_foo(double a, double b, double c, int id) {
    ...
    foo_a[id] = ... ;
    foo_b[id] = ... ;
    foo_c[id] = ... ;
    return (double) id; /* a 'duser' function has to return a double! */
}
...

void check_duser_extract_foo(int id) {
    foo_opt[id] = 0; /* option (outa) is the default */
    if (ISOPTION("duser_foo", id, "outa")) { foo_opt[id] = 0;
    } else if (ISOPTION("duser_foo", id, "outb")) { foo_opt[id] = 1;
    } else if (ISOPTION("duser_foo", id, "outc")) { foo_opt[id] = 2;
    }
    if (ISNOTOPTION("duser_foo", id)) {
        fprintf(stderr, "\nNAPA Run Time Error: (foo[%d]) option not valid\n", id);
        exit(EXIT_FAILURE);
    }
    return;
}
...

double duser_extract_foo(double tag, int id) {
    if (0 == foo_opt[id]) { return foo_a[(long) tag];
    } else if (1 == foo_opt[id]) { return foo_b[(long) tag];
    } else if (2 == foo_opt[id]) { return foo_c[(long) tag];
    }
}
...
```

the tag is emitted

the tag is received

# Constant and Variable Parameters

screen

From the current definitions, '**dvar**' and '**ivar**' are **-CONSTANT-** and as they are defined during the initialization.

They are **never updated by default**.

We will use a specific instruction to update them during the simulation.

file 'quick.nap'

```
header <napa.hdr>
title "a quicktest"
fs 1.0
dvar vtime ntime dalgebra TIME
output stderr ntime vtime
terminate 10LL <= LOOP_INDEX
```

a 'dvar' or a 'ivar' are computed only at initialization

a 'node' is computed all along the simulation

Administrator: NAPA Compile and Run: Source File \*\*\* quick.nap \*\*\*
[quick] \*\*\*\* MAC Preprocessor Running \*\*\*\*
[quick] \*\*\*\* NAPA Compiler Running \*\*\*\*
[quick] \*\*\*\* GCC Compiler Running \*\*\*\*
[quick] \*\*\*\* Ad Hoc Simulator Running \*\*\*\*
\*\*\*\*\*
\*\*\*\* a quicktest
\*\*\*\*

# (time domain output)
# absolute\_time(s) ntime vtime
0.000000000000e+000 0.000000000000e+000 0.000000000000e+000
1.000000000000e+000 1.000000000000e+000 0.000000000000e+000
2.000000000000e+000 2.000000000000e+000 0.000000000000e+000
3.000000000000e+000 3.000000000000e+000 0.000000000000e+000
4.000000000000e+000 4.000000000000e+000 0.000000000000e+000
5.000000000000e+000 5.000000000000e+000 0.000000000000e+000
6.000000000000e+000 6.000000000000e+000 0.000000000000e+000
7.000000000000e+000 7.000000000000e+000 0.000000000000e+000
8.000000000000e+000 8.000000000000e+000 0.000000000000e+000
9.000000000000e+000 9.000000000000e+000 0.000000000000e+000


# absolute\_time(s) ntime vtime

\*\*\*\*\*
\*\*\*\* Random Seed [I] : 778843862 \*\*\*\*
\*\*\*\* Output Tag [O] : 392220309 \*\*\*\*

\*\*\*\* NAPA Compiler : V4.00 for Win64 \*\*\*\*
\*\*\*\* Main Netlist : quick.tmp \*\*\*\*
\*\*\*\* Simulator Time : 9.0000 s \*\*\*\*
\*\*\*\* Simulator Index : 10 \*\*\*\*
\*\*\*\* Run Time I/O : \*\*\*\*
-> stderr [ 0] \*\*\*\*

\*\*\*\* Stopwatch : H00:M00:S00.156 \*\*\*\*

\*\*\*\* Normal Termination \*\*\*\*



# Updating Parameters (1/2)

There are a few specific instructions to control the parameters ‘ivar’ and ‘dvar’.

file ‘quick.nap’

```

header      <napa.hdr>
title       "a quicktest, updating a parameter"
fs          1.0
dvar        vtime    TIME
           ntime   dalgebra TIME
           &update
output      stderr  ntime vtime
terminate   10LL <= LOOP_INDEX

```

*Explicit update*

A few short forms which could be applied to a ‘ivar’ or a ‘dvar’

- ... **&update**
- ... **&constant** ( forbids any update )
- ... **&export**

```

Administrator: NAPA Compile and Run: Source File *** quick.nap ***
quick] **** MAC Preprocessor Running ****
quick] **** NAPA Compiler    Running ****
quick] **** GCC Compiler    Running ****
quick] **** Ad Hoc Simulator Running ****

**** a quicktest

# (time domain output)
# absolute_time(s)          ntime          vtime
0.000000000000e+000 0.000000000000e+000 0.000000000000e+000
1.000000000000e+000 1.000000000000e+000 1.000000000000e+000
2.000000000000e+000 2.000000000000e+000 2.000000000000e+000
3.000000000000e+000 3.000000000000e+000 3.000000000000e+000
4.000000000000e+000 4.000000000000e+000 4.000000000000e+000
5.000000000000e+000 5.000000000000e+000 5.000000000000e+000
6.000000000000e+000 6.000000000000e+000 6.000000000000e+000
7.000000000000e+000 7.000000000000e+000 7.000000000000e+000
8.000000000000e+000 8.000000000000e+000 8.000000000000e+000
9.000000000000e+000 9.000000000000e+000 9.000000000000e+000

**** Random Seed [I] : 778844675 ****
**** Output Tag [O] : 318115499 ****

**** NAPA Compiler   : V4.00 for Win64 ****
**** Main Netlist     : quick.tmp ****
**** Simulator Time   : 9.00000 s ****
**** Simulator Index  : 10 ****
**** Run Time I/O     : ****
-> stderr [ 0 ] ****

**** Stopwatch       : H00:M00:S00.156 ****
**** Normal Termination ****

```

# Updating Parameters (2/2)

file 'update.c'

file 'update.nap'

<b>header</b>	<napa.hdr>	
<b>title</b>	"variables and events"	
<b>fs</b>	1.0	
<b>dvar update</b>	v1	TIME
	v1	TIME
		<i>equivalent definitions</i>
<b>dvar</b>	v2	TIME &update
<b>ivar update</b>	v3	-1LL
	v3	LOOP_INDEX / 2LL
<b>event</b>	e4	ISTIME(9.5)    (90.0 < TIME)
<b>output output</b>	stderr	v1 v2 v3 e4 when e4
	stdout	v1 v2 v3
<b>terminate</b>	100.0 <= TIME	



```
...
#define ISTIME(t) (((FSL*((t)-TIME))<0.5) && ((FSL*(TIME-(t)))<=0.5))
...
```

screen

```
*****
**** variables and events
****

# (time domain output)
# absolute_time(s)
v1 v2 v3 e4
1.000000000000e+001 1.000000000000e+001 1.000000000000e+001 5 1
9.100000000000e+001 9.100000000000e+001 9.100000000000e+001 45 1
9.200000000000e+001 9.200000000000e+001 9.200000000000e+001 46 1
9.300000000000e+001 9.300000000000e+001 9.300000000000e+001 46 1
9.400000000000e+001 9.400000000000e+001 9.400000000000e+001 47 1
9.500000000000e+001 9.500000000000e+001 9.500000000000e+001 47 1
9.600000000000e+001 9.600000000000e+001 9.600000000000e+001 48 1
9.700000000000e+001 9.700000000000e+001 9.700000000000e+001 48 1
9.800000000000e+001 9.800000000000e+001 9.800000000000e+001 49 1
9.900000000000e+001 9.900000000000e+001 9.900000000000e+001 49 1
1.000000000000e+002 1.000000000000e+002 1.000000000000e+002 50 1
# absolute_time(s)
v1 v2 v3 e4

***** Random Seed [I] : 778870259 *****
***** Output Tag [O] : 518885203 *****
***** NAPA Compiler : V4.00 for Win64 *****
***** Main Netlist : update.tmp *****
***** Simulator Time : 100.000 s *****
***** Simulator Index : 101 *****
***** Run Time I/O :
-> stderr [ 0 ] *****
-> stdout [ 0 ] *****
***** Stopwatch : H00:M00:S00.312 *****
```

An '**event**' is an '**ivar**' updated automatically.

NB: an '**update**' refers **ALWAYS** to the definition of the parameter and not to any previous update!

# An Important Tool: the **SARC** Engine (Jacques Mequin)

Similarly to the **Laplace transfer** generations, the consultant has also developed the generation of **State-Space models** ( aka **A B C D** matrices )

Consequently, he has implemented a **Semi-Analytical Recursive Convolution** algorithm ( aka **SARC** ) to perform simulations of **Linear Time Invariant** circuits as simply as **Matrix Algebra** without the hassle of tuning iteration limits nor convergences

Issued from a **schematic editor**, the circuit is analyzed and the **A B C D** matrices generated as the result of thousands lines of Maxima

Finally, a “.h” file is produced defining the various arrays of coefficients necessary for the effective simulations

SARC models are multiple-IN/multiple-OUT (MIMO)

Voltages / Currents / Watts / Joules / Fluxes / Charges can be computed


component values can be changed on-the-fly

capacitance charge and inductance flux are preserved


accurate impulse responses can be plotted

characteristic poles can be printed

etc ...




The SARC heuristic and environment deserves by itself a specific presentation



Unlike Laplace (1749), the **State-Space approach** is very recent (1960)..

It is Rudolf Kalman (1930 - 2016) who was one of the greatest gurus in the field of automation ("control engineering"). He used it, for example, during the Apollo space project.

Rudolf Kalman was awarded the National Medal of Science in 2008 by Barack Obama



# Modeling a SWC Circuit in 's' Produces a Lot of Parameters

$$A = \infty$$


wxMaxima screen

```
XFER = (C0 C1 C2 PHIa PHIb2 (PHIb RDS + PHIa (RDS - A PHIb)) / s3 + C1 PHIa PHIb (((C2 + C0) PHIb + C2 PHIa) RDS - A PHIb (C2 PHIb + (C2 + C0) PHIa)) / s2 - A C1 PHIa PHIb (PHIb + PHIa) / s) / (C0 C1 C2 Cload PHIa PHIb2 (PHIb + PHIa) (PHIb RDS + PHIa (5 RDS + (A + 2) PHIb)) / s4 + PHIb (C0 C1 C2 PHIb3 RDS + PHIa (PHIb (5 C0 C1 Cload PHIa RDS + C2 (C0 ((A + 1) Cload + (A + 2) C1) + C1 Cload) PHIb2 + PHIa ((C0 (C1 (2 (Cload + (A + 2) C2) + A Cload) + 2 (A + 1) C2 Cload) + (A + 4) C1 C2 Cload) PHIb + (C0 (C1 (Cload + (A + 2) C2) + (A + 1) C2 Cload) + (A + 2) C1 C2 Cload) PHIa) ) + ((C0 (C1 (Cload + 7 C2) + 2 C2 Cload) + 2 C1 C2 Cload) PHIb2 + PHIa (C2 (C0 (4 Cload + 9 C1) + 7 C1 Cload) PHIb + (C0 (C1 (2 Cload + 3 C2) + 2 C2 Cload) + 3 C1 C2 Cload) PHIa) ) RDS)) / s3 + ((C0 (2 C2 + C1) + 2 C1 C2) PHIb3 + PHIa ((C0 (2 Cload + 5 C2 + 6 C1) + C1 (Cload + 8 C2) + 3 C2 Cload) PHIb2 + PHIa ((C0 (2 (Cload + 2 C2) + 5 C1) + 3 C1 (Cload + 2 C2) + 4 C2 Cload) PHIb + ((C2 + C1) Cload + C0 (C2 + C1) + C1 C2) PHIa) ) RDS + PHIb ((C1 + (A + 1) C0) C2 PHIb3 + PHIa ((C0 ((A + 1) Cload + 3 (A + 1) C2 + (A + 2) C1) + C1 (Cload + (A + 5) C2) + (A + 2) C2 Cload) PHIb2 + PHIa (((C0 ((A + 1) Cload + 3 (A + 1) C2 + (A + 3) C1) + C1 (3 Cload + 2 (A + 3) C2) + (2 A + 3) C2 Cload) PHIb + (((A + 1) C2 + C1) Cload + C0 ((A + 1) C2 + C1) + (A + 2) C1 C2) PHIa))) ) / s2 + ((3 C2 + C1 + 2 C0) PHIb2 + PHIa ((Cload + 5 C2 + 3 (C1 + C0)) PHIb + (Cload + 2 C2 + C1 + C0) PHIa) ) RDS + ((A + 2) C2 + C1 + (A + 1) C0) PHIb3 + PHIa ((Cload + (3 A + 5) C2 + 2 (2 C1 + (A + 1) C0)) PHIb2 + PHIa ((Cload + 4 (C2 + C1) + 3 A C2 + (A + 1) C0) PHIb + ((A + 1) C2 + C1) PHIa))) ) / s + (PHIb + PHIa) (RDS + PHIb + PHIa))
```

```
XFER = -(C0 C1 C2 PHIa2 PHIb3) / s2 + (C1 C2 PHIa PHIb3 + (C1 C2 + C0 C1) PHIa2 PHIb2) / s + C1 PHIa PHIb2 + C1 PHIa2 PHIb) / ((C0 C1 C2 Cload PHIa2 PHIb4 + C0 C1 C2 Cload PHIa3 PHIb3) / s3 + ((C0 C2 Cload + C0 C1 C2) PHIa PHIb4 + ((C1 + 2 C0) C2 + C0 C1) Cload + 2 C0 C1 C2) PHIa2 PHIb3 + ((C1 + C0) C2 Cload + C0 C1 C2) PHIa3 PHIb2) / s2 + (C0 C2 PHIb4 + ((C2 + C0) Cload + (C1 + 3 C0) C2 + C0 C1) PHIa PHIb3 + ((2 C2 + C0) Cload + (2 C1 + 3 C0) C2 + C0 C1) PHIa2 PHIb2 + (C2 Cload + (C1 + C0) C2) PHIa3 PHIb) / s + (C2 + C0) PHIb3 + (3 C2 + 2 C0) PHIa PHIb2 + (3 C2 + C0) PHIa2 PHIb + C2 PHIa3)
```

# Passing Parameters by Addresses

library file ':Simulate/NapaDos/Hdr/Max/SWC\_Integrator/Maloberti\_Integrator1\_NI.sch'



file 'myintegrator.dat'

```

data_interface $C0..2 $Cload $A $RDS $0ffs $Ron $Roff // integrator
dvar $C0 rand_normal(2.0e-12, 50.0e-15)
dvar $C1 rand_normal(2.0e-12, 20.0e-15)
dvar $C2 rand_normal(2.0e-12, 20.0e-15)
dvar $Cload 2.0e-12

dvar $Ron 100.0 // switches
dvar $Roff 1.0e9

dvar $Adb 60.0 // amplifier
dvar $A DB2LIN($Adb, 1.0)
dvar $RDS 10.0e6
dvar $0ffs 1.0e-3

```

\$C0..2 is expanded as  
\$C0 \$C1 \$C2

library file '/Simulate/NapaDos/Net/SWC\_Integrator/Maloberti\_Integrator1\_NI.net'

```

cell_interface $dummy $I $0 $A $B $C1k1..2 $fildat $initvalue

data $fildat $C0..2 $Cload $A $RDS $OFFS $Ron $Roff
dvar $rsw1 switch_d($C1k1, $Roff, $Ron) &update
dvar $rsw2 switch_d($C1k2, $Roff, $Ron) &update

ganging $miparm[] $C0..2 $Cload $rsw1..2 $RDS $A $OFFS

node $id duser sarc Maloberti_Integrator1_NI() $miparm $I $initvalue
node ($0) duser sarc $id (V@OUT)
node ($A) duser sarc $id (V@A)
node ($B) duser sarc $id (V@B)

... // ( a few print here )

header <Max/SWC_Integrator/Maloberti_Integrator1_NI.hdr>

```

A '**data cell**' is a low level cell specialized in the storage of data

**Passing parameters by addresses**

2 inputs, multiple outputs  
duser function 'sarc'

ANSI-C Resource


# Running the Simulation

file 'Maloberti.nap'

```

header    <napatool.hdr>
title     "Simulation of a Maloberti SWC Integrator"
fs        10.0e9
string    fill  "./mypwl.in"           // the description of the input
string    fil2  "./myintegrator.dat"   // the parameters of my integrator
node      C1k1  clock "10" 5000          // the clocks for the SWC
node      C1k2  clock "01" 5000
node      In    cell pwl <PWL/pwl_d.net> fill 1 1.0 0.0 (aperiodic)
node      void  cell int  <SWC_Integrator/Maloberti_Integrator1_NI.net> In 0 A B C1k1..2 fil2 initvalue
dvar     initvalue 0.5
output   stdout  In(_V)  0(_V)  A(_V)  B(_V)  C1k1..2
terminate 8.0e-6 < TIME
directive LOGFILE
ping

```




```

# PWL (first order interpolation)
#
# time (s)    vin (V)
0.0            0.0
0.01e-6        1.0
2.60e-6        1.0
2.90e-6        0.0
4.60e-6        0.0
4.90e-6        -1.0
7.60e-6        -1.0
7.90e-6        0.0
99.99e-6       0.0

```

file 'mypwl.in'



```

*****
**** Simulation of a Maloberti SWC Integrator
****

*****
****      2.024 pF    <- int__C0
****      1.997 pF   <- int__C1
****      2.015 pF   <- int__C2
****      2.000 pF   <- int__Cload
*****
****      10.00 MOhm <- int__RDS
****      1.000 mV    <- int__OFFS
*****
****      500.0 mV    <- initvalue

**** Random Seed [I] :          778871003 ****
**** Output Tag [0] :          314073249 ****

**** NAPA Compiler   :          V4.00 for Win64 ****
**** Main Netlist     :          Maloberti.tmp ****
**** Simulator Time  :          8.00010 us ****
**** Simulator Index :          80002 ****

**** Run Time I/O   :
****             <- mypwl.in
****             -> Maloberti.log
****             -> stdout
****             [I ] ****
****             [ 0] ****
****             [ 0] ****

**** Stopwatch       :          H00:M00:S03.032 ****
**** LOG File Ready  :          Maloberti.log ****

**** Normal Termination ****

```

- source:

file '**Maloberti.tmp**' ( from '**Maloberti.nap**' )

- one input:

file '**mypwl.in**'

- two outputs:

a log file '**Maloberti.log**'


'stdout' redirected to file '**Maloberti.out**'

- number of cycles: 80 002

- run time: 3.0 seconds

File Edit Options Grid 1 2 3 4 5 6

Simulation of a Maloberti SWC Integrator  
Mon Apr 08 16:26:13 2019 by Yves Leduc



# The Files

'.nap' file

Mac Preprocessor

'.tmp' file

Napa Compiler

'.c' file

GCC Compiler (&link)

'.exe' file

Simulator Executable

'.out' files

```
Administrator: NAPA Compile and Run: Source File *** Maloberti.nap ***

[Maloberti] **** MAC Preprocessor Running ****
[Maloberti] **** NAPA Compiler Running ****
[Maloberti] **** GCC Compiler Running ****
[Maloberti] **** SARC Engine Linking ****
[Maloberti] **** Ad Hoc Simulator Running ***

NAPA Ping Information: function 'duser_pwl()' from file "/simulate/NapaDos/Hdr/User/pwl.hdr"
NAPA Ping Information: function 'duser_sarc()' from file "/simulate/NapaDos/Hdr/User/sarc.hdr"
NAPA Ping Information: function 'Maloberti_Integrator1_NI()' from file "/simulate/NapaDos/Hdr/Max/SWC_Integrator/MIMO_Maloberti_Integrator1_NI.hdr"
NAPA Ping Information: function 'print_blank_line()' from file "/simulate/NapaDos/Hdr/Function/print_var_and_string.hdr"
NAPA Ping Information: function 'print_var()' from file "/simulate/NapaDos/Hdr/Function/print_var_and_string.hdr"
NAPA Ping Information: function 'rand_normal()' from file "/simulate/NapaDos/Hdr/Function/random.hdr"
NAPA Ping Information: function 'switch_d()' from file "/simulate/NapaDos/Hdr/Function/switch.hdr"

**** Simulation of a Maloberti SWC Integrator
****

**** 2.024 pF <- int_C0
**** 1.997 pF <- int_C1
**** 2.013 pF <- int_C2
**** 2.000 pF <- int_Cload
****

**** 18.00 MOhm <- int_RDS
**** 1.000 mV <- int_OFFSET
****

**** 500.0 mV <- initvalue

**** Random Seed [I] : 778871003 ****
**** Output Tag [O] : 314073249 ****
**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : Maloberti.tmp ****
**** Simulator Time : 8.00010 us ****
**** Simulator Index : 80002 ****
**** Run Time I/O :
    <- mypul.in [I ] ****
    -> Maloberti.log [ O] ****
    -> stdout [ O] ****

**** Stopwatch : H00:M00:S03.032 ****
**** LOG File Ready : maloberti.log ****


**** Normal Termination ****

[Maloberti]

Press Enter to continue . . .
```

The instruction '**ping**' publishes the location of functions which have been detected in the Napa netlists.

# The Simulation Flow



## A Third 'go with the flow' Status

We have now the elements to activate and run a model.

It is time now to have a solution for the analysis of the results.

We will add a few features to the '*duser*' node concept to build the user defined functions '*tool*'.

The analysis tools will be integrated in the simulator as regular nodes.

# The Mechanism of the Tool Synchronization

'tool' is a user defined function with a synchronization mechanism automatically hooked to the simulator.

A **state machine** is implemented in each tool with 2 states: '**wait**' and '**run**'.

Tasks are numbered. Tools are asked by the simulator to perform a task. Tools are in '**wait**' state until the simulator is sending a message 'start' and all tools are now in '**run**' state.


All tools run their own task. The output of the tool is the status of its work. The simulator collects all these status at the end of each simulation cycle.

The simulation continues until all tools have completed the specified task. A tool having accomplished its task stops and is in '**wait**' state.


When all tools have accomplished their task, the simulator sends a message to all of them to start the next task.

Variable '**napa\_tool\_index**' handled by the simulator counts the number of tasks already completed and can be used to control the simulation.

( Note : Macro '**TOOL\_INDEX**' is the image of '**napa\_tool\_index**' )



# The Node “*itool*” and its Short Form ‘*tool*’



The screenshot shows the Crimson Editor interface with a file named "fft.nap". The code in the editor is as follows:

```
1 title "#n FFT"
2 header <napatool.hdr>
3
4 fs 1.0e6
5
6 dvar freq 12345.6
7 dvar ph rand_uniform(0.0, _2pi_)
8
9 node out osc 1.0 2.0 freq ph
10
11 ivar n 4
12 ivar npts1 POWEROF2(18)
13 ivar npts2 100000000
14
15 dvar bw 100.0e6
16
17 tool fft "ffts.out" out 1.0 bw npts1
18 tool synchro npts2
19
20 directive WINDOW BLACKMAN_HARRIS_7
21
22 terminate TOOL_INDEX >= n
23
24 ping
25 debug TOOL
```

Annotations in blue text with arrows point to the "directive" line (line 20) and the "npts1" and "npts2" variable definitions (lines 12 and 13). A large arrow points from the "directive" annotation to the explanatory text below.

'*tool*' is a contraction of a regular node syntax: '**node void itool**' and is therefore processed as a node.


2 tools automatically synchronised

'directive' introduces a macro definition in the C code allowing the preprocessor to configure the simulator. Here a FFT windowing function is selected to replace the default.

4 FFT of  $2^{18}$  samples, made every  $10^8$  samples


FFT 2<sup>18</sup> points

tool 1 fft



Count until 10<sup>8</sup>

tool 2 sync



0 >= 4 ? NO

1 >= 4 ? NO


2 >= 4 ? NO

3 >= 4 ? NO

4 >= 4 ? END

# The Synchronization: a Cooperation between Simulator and Tools

```
...  
#define TOOL_INDEX = napatool  
...  
do {  
    napa_abs_time = napa_abs_loop * 1.0e-6L;  
    ...  
    d_node_out = ... ;  
    ...  
    napa_msg = &(napa_mailbox[0]);  
    napa_msg->o = napa_packet;  
    i_node_void0 = itool_fft_05("ffts.out",d_node_out,1.0,d_var_bw,i_var_npts1, 0);  
    ...  
    napa_msg = &(napa_mailbox[1]);  
    napa_msg->o = napa_packet;  
    i_node_void1 = itool_synchro_01(i_var_npts1, ...  
  
    if ((napa_mailbox[0].o >= napa_packet) && (napa_mailbox[1].o >= napa_packet)) {  
        napa_rel_loop = -1.0L;  
        napa_tool_index = napa_packet;  
        napa_mailbox[0].i = START;  
        napa_mailbox[1].i = STOP;  
        napa_packet  
    }  
    napa_abs_loop  
} while (!(1L << TOOL_INDEX));  
...  
The loop is controlled here by the value of 'napa_tool_index'  
The simulator tests the content  
of the mailboxes output which  
contains the answer of the tools  
and reacts accordingly  
Internally, the tools update the mailboxes  
to signal the evolution of their work  
The simulator prefills  
the individual mailboxes
```



*Tools, an Example*



# Sinewaves and White Noise, FFT and TSNR Analysis

70

file "./tool.nap"

```
header <napatool.hdr>
title "Frequency Domain Analysis"
fs 2.0e+6

dvar amp11 0.5
dvar freq1 2000.0          // fundamental
dvar ph1 rand_uniform(0.0, _2pi_)

dvar amp13 0.05
dvar freq3 3.0 * freq1    // 3rd harmonic
dvar ph3 rand_uniform(0.0, _2pi_)

dvar bwa 10000.0          // bandwidth of interest
ivar nptsa POWEROF2(20)

dvar bwb 10000.0          // bandwidth of analysis
ivar nptsb POWEROF2(18)

node s0 noise 0.0 1.0e-6
node s1 osc 0.0 amp11 freq1 ph1
node s2 osc 0.0 amp13 freq3 ph3
node in sum s0..2

tool fft "fft.out" in 1.0 bwa nptsa
tool tsnr "tsnr.out" in 1.0 bwb nptsb

terminate 3 <= TOOL_INDEX // 3 FFTs and 3 TSNRs

directive WINDOW BLACKMAN_HARRIS_7
#* debug IO TOOL
ping
```

```
[tool] **** MAC Preprocessor Running ****
[tool] **** NAPA Compiler   Running ****
[tool] **** GCC Compiler   Running ****
[tool] **** Ad Hoc Simulator Running ****

NAPA Ping Information:   function 'itool_fft()'   from file "/Simulate/NapaDos/Hdr/Tool/fft1.hdr"
NAPA Ping Information:   function 'itool_tsnr()'  from file "/Simulate/NapaDos/Hdr/Tool/fft2.hdr"
NAPA Ping Information:   function 'rand_uniform()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

**** Frequency Domain Analysis
****

NAPA Tools Information: ( tsnr[0]) Process # 000 <- 262143
NAPA Tools Information: ( fft[0]) Process # 000 <- 1048575
NAPA Tools Information: ( tsnr[0]) Process # 001 <- 1310719
NAPA Tools Information: ( fft[0]) Process # 001 <- 2097151
NAPA Tools Information: ( tsnr[0]) Process # 002 <- 2359295
NAPA Tools Information: ( fft[0]) Process # 002 <- 3145727

**** Random Seed [I] : 777402411 ****
**** Output Tag [O] : 534469166 ****

**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : tool.tmp ****
**** Simulator Time : 1.57286 s ****
**** Simulator Index : 3 145 728 ****
**** Tool Index : 3 ****

**** Run Time I/O :
-> fft.out [ 0] ****
-> tsnr.out [ 0] ****

**** Stopwatch : H00:M00:S01.547 ****
**** Normal Termination ****

[tool]
```

← 3.1 million cycles

← in 1.5 second

# The Synchronization at Work

( NB: run here with instruction 'debug IO TOOL' )


```
NAPA Ping Information: function 'itool_fft()'      from file "/Simulate/NapaDos/Hdr/Tool/fft1.hdr"
NAPA Ping Information: function 'itool_tsnr()'     from file "/Simulate/NapaDos/Hdr/Tool/fft2.hdr"
NAPA Ping Information: function 'rand_uniform()'   from file "/Simulate/NapaDos/Hdr/Function/random.hc"
```

\*\*\*\*

\*\*\*\* Frequency Domain Analysis

\*\*\*\*


```
NAPA Debug Information: (Open I/O stream )          fft.out for fft           <- 0
NAPA Debug Information: (Open I/O stream )          tsnr.out for tsnr         <- 0
NAPA Tools Information: (   fft[0]) Collect # 000.000 <- 0
NAPA Tools Information: (   tsnr[0]) Collect # 000.000
NAPA Tools Information: (   tsnr[0]) Process # 000    <- 262143
NAPA Tools Information: (   tsnr[0]) End # 000
NAPA Tools Information: (   fft[0]) Process # 000    <- 1048575
NAPA Tools Information: (   fft[0]) End # 000
NAPA Tools Information: (   fft[0]) Collect # 001.000 <- 1048576
NAPA Tools Information: (   tsnr[0]) Collect # 001.000
NAPA Tools Information: (   tsnr[0]) Process # 001    <- 1310719
NAPA Tools Information: (   tsnr[0]) End # 001
NAPA Tools Information: (   fft[0]) Process # 001    <- 2097151
NAPA Tools Information: (   fft[0]) End # 001
NAPA Tools Information: (   fft[0]) Collect # 002.000 <- 2097152
NAPA Tools Information: (   tsnr[0]) Collect # 002.000
NAPA Tools Information: (   tsnr[0]) Process # 002    <- 2359295
NAPA Tools Information: (   tsnr[0]) End # 002
NAPA Tools Information: (   fft[0]) Process # 002    <- 3145727
NAPA Tools Information: (   fft[0]) End # 002
NAPA Debug Information: (Close I/O stream )        fft.out for fft           <- 3145728
NAPA Debug Information: (Close I/O stream )        tsnr.out for tsnr         <- 3145728
```



# The Result

Frequency Domain Analysis  
Yves Leduc

mag [dB] —



(gnuplot)

## RMS of 100 FFT's

```
file './tool2.nap'

header <napatool.hdr>

title "Frequency Domain Analysis"

fs 2.0e+6

dvar amp11 0.5
dvar freq1 2000.0
dvar ph1 rand_uniform(0.0, _2pi_)
dvar amp13 0.05
dvar freq3 3.0 * freq1
dvar ph3 rand_uniform(0.0, _2pi_)
dvar bw 10000.0
ivar npts POWEROF2(18)


node s0 noise 0.0 10.0e-6
node s1 osc 0.0 amp11 freq1 ph1
node s2 osc 0.0 amp13 freq3 ph3
node in sum s0..2

tool fft "fft100.out" in 1.0 bw npts ———

terminate 1 <= TOOL_INDEX

directive WINDOW BLACKMAN_HARRIS_7
directive NFFT 100
———
ping
```

These 100 FFT's  
are synchronized as  
a single one



26.2 million cycles →

in 8.9 seconds →

```

*****
**** Frequency Domain Analysis
*****



NAPA Tools Information: ( fft[0]) Process # 000.099 <- 262143
NAPA Tools Information: ( fft[0]) Process # 000.098 <- 524287
NAPA Tools Information: ( fft[0]) Process # 000.097 <- 786431
NAPA Tools Information: ( fft[0]) Process # 000.096 <- 1048575
NAPA Tools Information: ( fft[0]) Process # 000.095 <- 1310719
NAPA Tools Information: ( fft[0]) Process # 000.094 <- 1572863
NAPA Tools Information: ( fft[0]) Process # 000.093 <- 1835007
NAPA Tools Information: ( fft[0]) Process # 000.092 <- 2097151
NAPA Tools Information: ( fft[0]) Process # 000.091 <- 2359295
NAPA Tools Information: ( fft[0]) Process # 000.090 <- 2621439
NAPA Tools Information: ( fft[0]) Process # 000.089 <- 2883583
NAPA Tools Information: ( fft[0]) Process # 000.088 <- 3145727
NAPA Tools Information: ( fft[0]) Process # 000.087 <- 3407871
NAPA Tools Information: ( fft[0]) Process # 000.086 <- 3670015
NAPA Tools Information: ( fft[0]) Process # 000.085 <- 3932159
NAPA Tools Information: ( fft[0]) Process # 000.084 <- 4194303

----- 100 RMS of FFT


NAPA Tools Information: ( fft[0]) Process # 000.011 <- 23330815
NAPA Tools Information: ( fft[0]) Process # 000.010 <- 23592959
NAPA Tools Information: ( fft[0]) Process # 000.009 <- 23855183
NAPA Tools Information: ( fft[0]) Process # 000.008 <- 24117247
NAPA Tools Information: ( fft[0]) Process # 000.007 <- 24379391
NAPA Tools Information: ( fft[0]) Process # 000.006 <- 24641535
NAPA Tools Information: ( fft[0]) Process # 000.005 <- 24903679
NAPA Tools Information: ( fft[0]) Process # 000.004 <- 25165823
NAPA Tools Information: ( fft[0]) Process # 000.003 <- 25427967
NAPA Tools Information: ( fft[0]) Process # 000.002 <- 25690111
NAPA Tools Information: ( fft[0]) Process # 000.001 <- 25952255
NAPA Tools Information: ( fft[0]) Process # 000 <- 26214399

***** Random Seed [1] : 777408748 *****
***** Output Tag [0] : 55961787 *****
***** NAPA Compiler : V4.00 for Win64 *****
***** Main Netlist : tool2.tmp *****
***** Simulator Time : 13.1072 *****
***** Simulator Index : 26 214 400 *****
***** Tool Index : 1 *****
***** Run Time I/O : *****
-> fft100.out [ 0] *****
***** Stopwatch : H00:M00:S08.901 *****

```



# Cell Generator : Create a Cell on the Fly through a System Call



```

1 ¶
2 header <napatool.hdr>¶
3 ¶
4 fs    1.0e6¶
5 ¶
6 node in osc      0.0 1.0 1234.56 0.0¶
7 ¶
8 node out generator myfir <fir> "fir.tap" in¶
9 ¶
10 tool fft   stdout out 1.0  100000¶
11 ¶
12 terminate 1 <= TOOL_INDEX

```

header <napatool.hdr>

fs 1.0e6

node in osc 0.0 1.0 1234.56 0.0

node out cell myfir "myfir\_0.gen" "fir.tap" in

tool fft stdout out 1.0 100000

terminate 1 <= TOOL\_INDEX

3. process  
the cell

1. call the  
generator


the job of the  
**PARSER**

```

1 cell interface $y $dummy $x¶
2 ¶
3 dvar $h0      3.05100000000000e+003¶
4 dvar $h1      5.09800000000000e+003¶
5 dvar $h2      7.00900000000000e+003¶
6 dvar $h3      9.84400000000000e+003¶
7 dvar $h4      1.09500000000000e+004¶
8 ¶
9 node $d1      delay $x¶
10 node $d2     delay $d1¶
11 node $d3     delay $d2¶
12 node $d4     delay $d3¶
13 node $d5     delay $d4¶
14 node $d6     delay $d5¶
15 node $d7     delay $d6¶
16 node $d8     delay $d7¶
17 node $d9     delay $d8¶
18 ¶
19 node $s0      sum $x $d9¶
20 node $s1      sum $d1 $d8¶
21 node $s2      sum $d2 $d7¶
22 node $s3      sum $d3 $d6¶
23 node $s4      sum $d4 $d5¶
24 ¶
25 node $g0      gain $h0 $s0¶
26 node $g1      gain $h1 $s1¶
27 node $g2      gain $h2 $s2¶
28 node $g3      gain $h3 $s3¶
29 node $g4      gain $h4 $s4¶
30 ¶
31 node $y0      sum $g0 $g1¶
32 node $y1      sum $y0 $g2¶
33 node $y2      sum $y1 $g3¶
34 node $y      sum $y2 $g4¶

```


2. replace the  
instruction



*Cell Generator, an Example*



# A Digital Folded FIR



Crimson Editor - C:\PRESENTATIO... File Edit Search View Document Project Tools Macros Window Help

fir.tap slide78.nap

```
1 ## Symmetrical FIR Filter
2 #4
3 0 0
4 1 -1
5 2 0
6 3 5
7 4 7
8 5 -3
9 6 -17
10 7 -12
11 8 25
12 9 76
13 10 100
14 11 76
15 12 25
16 13 -12
17 14 -17
18 15 -3
19 16 7
20 17 5
21 18 0
22 19 -1
23 20 0
24
```

## Digital FIR Cell generator

### Transfer function


### RMS of FFTs

```
**** Transfer function of a symmetrical FIR ****
NAPA Tools Information: ( tf[0]) Process
# 000.006 <- 262143
# 000.005 <- 327679
# 000.004 <- 393215
# 000.003 <- 458751
# 000.002 <- 524287
# 000.001 <- 589823
tf[0]) Process # 000 <- 655359
**** Random Seed [I] : 778867594 ****
**** Output Tag [0] : 227728549 ****
**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : fir.tmp ****
**** Simulator Time : 655.359 ms ****
**** Simulator Index : 655360 ****
**** Tool Index : 1 ****
**** Run Time I/O : ****
-> transfer_function.out [ 0] ****
**** Stopwatch : H00:M00:S01.422 ****
**** Normal Termination ****
```


file './fir.nap'

```
title "Transfer function of a symmetrical FIR"
header <napatool.hdr>
fs 1.0e6
ivar npts POWEROF2(16)
node in cell rclk <Noise/rclock.net> 0.50
node out generator fltr <fir> "~/fir.tap" in
tool tf "transfer_function.out" in 1 out 1 npts
terminate 1 <= TOOL_INDEX
directive REPEAT 10
ping
```

On the fly cell generation of a filter  
using the file "fir.tap" containing the taps




79




## Taps (*input*)

```
node out generator fltr <fir> “~fir.tap” ir
```

## *generator 'fir'*




# *Generated Cell*

Transfer function of a symmetrical FIR  
Yves Leduc

3088.94, 82.6849

# Step and Impulse Responses



file './fir.nap'

```
1 title "Step and Impulse Response of a Symmetrical FIR"
2
3 header <napatool.hdr>
4
5 fs      1.0e6
6
7 directive REPEAT 10
8
9 ivar npts POWEROF2(16)
10
11 node in   cell      rclk <Noise/rclock.net> 0.50
12 node out  generator fltr <fir>   "~/fir.tap"   in
13
14 tool resp "response.out"           in 1 out 1 npts
15
16 terminate 1 <= TOOL_INDEX
17
18 ping
```



10 FFTs, 1 IFFT

# Step and Impulse Responses


```
NAPA Ping Information:    function 'itool_resp()'      from file "/Simulate/NapaDos/Hdr/Tool/fft4.hdr"
NAPA Ping Information:    function 'rand_bernoulli()'   from file "/Simulate/NapaDos/Hdr/Function/random.hdr"


*****
**** Step and Impulse Response of a Symmetrical FIR
****

NAPA Tools Information:  (      resp[0]) Process # 000.009 <- 65535
NAPA Tools Information:  (      resp[0]) Process # 000.008 <- 131071
NAPA Tools Information:  (      resp[0]) Process # 000.007 <- 196607
NAPA Tools Information:  (      resp[0]) Process # 000.006 <- 262143
NAPA Tools Information:  (      resp[0]) Process # 000.005 <- 327679
NAPA Tools Information:  (      resp[0]) Process # 000.004 <- 393215
NAPA Tools Information:  (      resp[0]) Process # 000.003 <- 458751
NAPA Tools Information:  (      resp[0]) Process # 000.002 <- 524287
NAPA Tools Information:  (      resp[0]) Process # 000.001 <- 589823
NAPA Tools Information:  (      resp[0]) Process # 000       <- 655359


**** Random Seed [I] :          778867323 *****
**** Output Tag [O] :          360459791 *****
**** NAPA Compiler   :          V4.00 for Win64 *****
**** Main Netlist     :          fir.tmp *****
**** Simulator Time  :          655.359 ms *****
**** Simulator Index :          655360 *****
**** Tool Index      :          1 *****
**** Run Time I/O    :          *****
-> response.out
[ 0] *****
**** Stopwatch       :          H00:M00:S01.391 *****
**** Normal Termination *****

```





A Cascade of 3 SWC  
Biquadratic Filters




# SWC Generic Biquadratic Filter

85

(modeling)

library file '/Simulate/NapaDos/Hdr/Max/Z\_SWC\_Biquad/Biquad\_1a.sch'

Biquad type '1', Output 'Out'



# SWC Generic Biquadratic Filter, Idealized Transfer Function

wxMaxima 19.01.2x [ run\_wxMaxima.mac\* ]

Fichier Edition View Cell Maxima Équations Algèbre Analyse Simplifier List Tracé de courbes Numérique Aide

```

nOffs1_1=A1 A2 Ca ( Ch + Cg + Ce + Cd + Cc )
nOffs1_0=-A1 A2 Ca ( Ce + Cd )

nOffs2_2=A2 ( Ch + Cg + Ce + (A1+1) Cd + Cc ) ( Cj + Ci + Cf + Cb + Ca )
nOffs2_1=-A2 (( Ce + (A1+1) Cd ) Cj + ( Ce + (A1+1) Cd ) Ci + Cb ( Ch + Cg ) + ( Ce + (A1+1) Cd ) Cf + ( 2 Cb + Ca ) Ce + ( 2 (A1+1) Cb + (A1+1) Ca ) Cd + Cb Cc )
nOffs2_0=A2 Cb ( Ce + (A1+1) Cd )

nVin2_=-A2 ( Ch + Cg + Ce + (A1+1) Cd + Cc ) Ci
nVin1_1=A2 ( ( Ch + Cg + Ce + (A1+1) Cd + Cc ) Cj + ( Ce + (A1+1) Cd ) Ci - A1 Ca Cg )
nVin0_=-A2 (( Ce + (A1+1) Cd ) Cj - A1 Ca Ch )

d2=( Ch + Cg + Ce + (A1+1) Cd + Cc ) ( Cj + Ci + (A2+1) Cf + (A2+1) Cb + Ca )
d1=-(( Ce + (A1+1) Cd ) Cj + ( Ce + (A1+1) Cd ) Ci + Cb ((A2+1) Ch + (A2+1) Cg) + ((A2+1) Ce + ((A1+1) A2+A1+1) Cd ) Cf + (A2+1) Cb + (1-A1 A2) Ca ) Ce + (A1+1) (2 (A2+1) Cb + Ca ) Cd + ((A2+1) Cb - A1 A2 Ca ) Cc )
d0=(( A2+1) Cb - A1 A2 Ca ) Ce + (( A1+1) A2+A1+1) Cb Cd

... Z response ( order 2 )

Out_Z= 
$$\frac{(nOffs2_2 \ Offs2 + nVin2_ Vin) Z^2 + (nOffs1_1 \ Offs1 + nOffs2_1 \ Offs2 + nVin1_ Vin) Z + nOffs1_0 \ Offs1 + nOffs2_0 \ Offs2 + nVin0_ Vin}{d2 \ Z^2 + d1 \ Z + d0}$$


... time response

Out_0= 
$$\frac{nOffs2_2 \ Offs2_0 + nVin2_ Vin_0 + nOffs1_1 \ Offs1_{-1} + nOffs2_1 \ Offs2_{-1} + nVin1_ Vin_{-1} + nOffs1_0 \ Offs1_{-2} + nOffs2_0 \ Offs2_{-2} + nVin0_ Vin_{-2} - d1 \ Out_{-1} - d0 \ Out_{-2}}{d2}$$


***** z2hfile( ) generating C:/Simulate/NapaDos/Hdr/Max/Z_SWC_Biquad/ZTRANS_Biquad_1a.h *****
done!

>>> Normal termination Maxima 38.27 s / wall 38.52 s [97.73,98.37]%
zsol_ideal= - 
$$\frac{Cd \ Ci \ Vin \ Z^2 + (-Cd \ Cj - Cd \ Ci + Ca \ Cg) \ Vin \ Z + (Cd \ Cj - Ca \ Ch) \ Vin}{(Cd \ Cf + Cb \ Cd) \ Z^2 + (-Cd \ Cf + Ca \ Ce - 2 Cb \ Cd + Ca \ Cc) \ Z - Ca \ Ce + Cb \ Cd}$$


```

# SWC Generic Biquadratic Filter, Full Transfer Function in Z Domain

( Opamps with limited gain and offset )

wxMaxima screen

```
/****** CYCLE ******/
nOffs1_2=0
nOffs1_1=A1 A2 Ca ( Ch + Cg + Ce + Cd + Cc )
nOffs1_0=-A1 A2 Ca ( Ce + Cd )

nOffs2_2=A2 ( Ch + Cg + Ce + ( A1+1 ) Cd + Cc ) ( Cj + Ci + Cf + Cb + Ca )
nOffs2_1=-A2 ( ( Ce + ( A1+1 ) Cd ) Cj + ( Ce + ( A1+1 ) Cd ) Ci + Cb ( Ch + Cg ) + ( Ce + ( A1+1 ) Cd ) Cf + ( 2 Cb + Ca ) Ce + ( 2 ( A1+1 ) Cb + ( A1+1 ) Ca ) Cd + Cb Cc )
nOffs2_0=A2 Cb ( Ce + ( A1+1 ) Cd )

nVin_2=-A2 ( Ch + Cg + Ce + ( A1+1 ) Cd + Cc ) Ci
nVin_1=A2 ( ( Ch + Cg + Ce + ( A1+1 ) Cd + Cc ) Cj + ( Ce + ( A1+1 ) Cd ) Ci - A1 Ca Cg )
nVin_0=-A2 ( ( Ce + ( A1+1 ) Cd ) Cj - A1 Ca Ch )

d_2=( Ch + Cg + Ce + ( A1+1 ) Cd + Cc ) ( Cj + Ci + ( A2+1 ) Cf + ( A2+1 ) Cb + Ca )
d_1=- ( ( Ce + ( A1+1 ) Cd ) Cj + ( Ce + ( A1+1 ) Cd ) Ci + Cb ( ( A2+1 ) Ch + ( A2+1 ) Cg ) + ( ( A2+1 ) Ce + ( ( A1+1 ) A2 + A1 + 1 ) Cd ) Cf + ( 2 ( A2+1 ) Cb + ( 1 - A1 A2 ) Ca ) Ce + ( A1+1 ) ( 2 ( A2+1 ) Cb + Ca ) Cd + ( ( A2+1 ) Cb - A1 A2 Ca ) Cc )
d_0=( ( A2+1 ) Cb - A1 A2 Ca ) Ce + ( ( A1+1 ) A2 + A1 + 1 ) Cb Cd

... Z response ( order 2 )

Out_Z= ( nOffs2_2 Offs2 + nVin_2 Vin ) z^2 + ( nOffs1_1 Offs1 + nOffs2_1 Offs2 + nVin_1 Vin ) z + nOffs1_0 Offs1 + nOffs2_0 Offs2 + nVin_0 Vin
      _____
                  d_2 z^2 + d_1 z + d_0
```

# SWC Generic Biquadratic Filter, a NAPA Cell in 'Z' Domain

file './Biquad.net"

```
cell_interface $Out $In $Offs1..2 $Ca $Cb $Cc $Cd $Ce $Cf $Cg $Ch $Ci $Cj $A1..2

declare (analog) $In $Offs1..2
declare (analog) $Offs1..2
declare (analog) $Ca $Cb $Cc $Cd $Ce $Cf $Cg $Ch $Ci $Cj

dvar $n3_0 -$A1*$A2*$Ca*($Ce+$Cd)
dvar $n3_1 $A1*$A2*$Ca*($Ch+$Cg+$Ce+$Cd+$Cc)
dvar $n3_2 0

dvar $n2_0 $A2*$Cb*($Ce+($A1+1)*$Cd)
dvar $n2_1 -$A2*((($Ce+($A1+1)*$Cd)*$Cj+($Ce+($A1+1)*$Cd)*$Ci+$Cb*($Ch+$Cg)+($Ce+($A1+1)*$Cd)*$Cf+(2*$Cb+$Ca)*$Ce
+($A1+1)*$Cb+($A1+1)*$Ca)*$Cd+$Cb*$Cc) ...
dvar $n2_2 $A2*($Ch+$Cg+$Ce+($A1+1)*$Cd+$Cc)*($Cj+$Ci+$Cf+$Cb+$Ca)

dvar $n1_0 -$A2*((($Ce+($A1+1)*$Cd)*$Cj-$A1*$Ca*$Ch)
dvar $n1_1 $A2*((($Ch+$Cg+$Ce+($A1+1)*$Cd+$Cc)*$Cj+($Ce+($A1+1)*$Cd)*$Ci-$A1*$Ca*$Cg)
dvar $n1_2 -$A2*($Ch+$Cg+$Ce+($A1+1)*$Cd+$Cc)*$Ci

dvar $d_0 (((A2+1)*$Cb-$A1*$A2*$Ca)*$Ce+((A1+1)*$A2+$A1+1)*$Cb*$Cd
dvar $d_1 (-($Ce+($A1+1)*$Cd)*$Cj)-($Ce+($A1+1)*$Cd)*$Ci-$Cb*((A2+1)*$Ch+($A2+1)*$Cg)-((A2+1)*$Ce+((A1+1)*$A2+
$A1+1)*$Cd)*$Cf-(2*(A2+1)*$Cb+(1-$A1*$A2)*$Ca)*$Ce-($A1+1)*(2*(A2+1)*$Cb+$Ca)*$Cd-((A2+1)*$Cb-$A1*$A2*$Ca)*$Cc
dvar $d_2 ($Ch+$Cg+$Ce+($A1+1)*$Cd+$Cc)*($Cj+$Ci+($A2+1)*$Cf+($A2+1)*$Cb+$Ca)

node ($Out) generator bqd <iir2> 3 2 $In $Offs1..2 $n1_0..2 $n2_0..2 $n3_0..2 $d_0..2
```


# A Cascade of 3 SWC Biquadratic Filters, the Choice of Capacitances

```
data_interface $Ca $Cb $Cc $Cd $Ce $Cf $Cg $Ch $Ci $Cj
```

```
#* 1
```

```
dvar $Ca 0.633641e-12  
dvar $Cb 1.000000e-12  
dvar $Cc 0.207373e-12  
dvar $Cd 1.000000e-12  
dvar $Ce 0.0  
dvar $Cf 0.965438e-12  
dvar $Cg 0.626728e-12  
dvar $Ch 0.419355e-12  
dvar $Ci 0.331797e-12  
dvar $Cj 0.0
```

'./biquad1.dat'



```
data_interface $Ca $Cb $Cc $Cd $Ce $Cf $Cg $Ch $Ci $Cj
```

```
#* 2
```

```
dvar $Ca 0.317010e-12  
dvar $Cb 1.000000e-12  
dvar $Cc 0.257732e-12  
dvar $Cd 1.000000e-12  
dvar $Ce 0.0  
dvar $Cf 0.273196e-12  
dvar $Cg 0.257732e-12  
dvar $Ch 0.0  
dvar $Ci 0.548969e-12  
dvar $Cj 0.548969e-12
```

'./biquad2.dat'

```
data_interface $Ca $Cb $Cc $Cd $Ce $Cf $Cg $Ch $Ci $Cj
```

```
#* 3
```

```
dvar $Ca 0.422692e-12  
dvar $Cb 1.000000e-12  
dvar $Cc 0.225806e-12  
dvar $Cd 1.000000e-12  
dvar $Ce 0.0  
dvar $Cf 0.050056e-12  
dvar $Cg 0.225806e-12  
dvar $Ch 0.0  
dvar $Ci 0.308120e-12  
dvar $Cj 0.308120e-12
```

'./biquad3.dat'

# A Cascade of 3 SWC Biquadratic Filters, the Simulation

file './biquad.nap'

header <napatool.hdr>

fs 100.0e3

dvar AA1 1000.0  
dvar AA2 1000.0  
dvar AB1 1000.0  
dvar AB2 1000.0  
dvar AC1 1000.0  
dvar AC2 1000.0

node Offs1A dc 0.0e-3  
node Offs2A dc 0.0e-3  
node Offs1B dc 0.0e-3  
node Offs2B dc 0.0e-3  
node Offs1C dc 0.0e-3  
node Offs2C dc 0.0e-3

data "./biquad1.dat" CaA CbA CcA CdA CeA CfA CgA ChA CiA CjA  
data "./biquad2.dat" CaB CbB CcB CdB CeB CfB CgB ChB CiB CjB  
data "./biquad3.dat" CaC CbC CcC CdC CeC CfC CgC ChC CiC CjC

node In noise 0.0 1.0e-3


node Out1 cell bqdA "./Biquad.net" In Offs1A Offs2A CaA CbA CcA CdA CeA CfA CgA ChA CiA CjA AA1..2  
node Out2 cell bqdB "./Biquad.net" Out1 Offs1B Offs2B CaB CbB CcB CdB CeB CfB CgB ChB CiB CjB AB1..2  
node Out3 cell bqdC "./Biquad.net" Out2 Offs1C Offs2C CaC CbC CcC CdC CeC CfC CgC ChC CiC CjC AC1..2

ivar npts POWEROF2(18)

tool tf "temp1.out" In 1.0 Out1 1.0 1.0e3 10.0e3 npts // transfer function: In → Out1  
post join stdout  
tool tf "temp2.out" In 1.0 Out2 1.0 1.0e3 10.0e3 npts // transfer function: In → Out2  
post join stdout  
tool tf "temp3.out" In 1.0 Out3 1.0 1.0e3 10.0e3 npts // transfer function: In → Out3  
post join stdout

directive WINDOW ROSENFELD  
directive NTF 10

terminate 1 <= TOOL\_INDEX



Transfer functions

90

```

[Biquad] **** MAC Preprocessor Running ****
[Biquad] **** NAPA Compiler Running ****
NAPA Compiler Information: (generator)
Generating cell file <./bqd_0.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqd_0.gen 3 2 In Offs1A Offs2A bqdA_n1_0 bqdA_n1_1 etc..'

NAPA Compiler Information: (generator)
Generating cell file <./bqdp_1.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqdp_1.gen 3 3 In Offs1A Offs2A bqdA_np1_0 bqdA_np1_1 etc..'

NAPA Compiler Information: (generator)
Generating cell file <./bqd_2.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqd_2.gen 3 2 OutA Offs1B Offs2B bqdB_n1_0 bqdB_n1_1 etc..'

NAPA Compiler Information: (generator)
Generating cell file <./bqdp_3.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqdp_3.gen 3 3 OutA Offs1B Offs2B bqdB_np1_0 bqdB_np1_1 etc..'

NAPA Compiler Information: (generator)
Generating cell file <./bqd_4.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqd_4.gen 3 2 OutB Offs1C Offs2C bqdC_n1_0 bqdC_n1_1 etc..'

NAPA Compiler Information: (generator)
Generating cell file <./bqdp_5.gen>, through system call: '\Simulate\NapaDos\Gen\iir2 bqdp_5.gen 3 3 OutB Offs1C Offs2C bqdC_np1_0 bqdC_np1_1 etc..'

[Biquad] **** GCC Compiler Running ****
[Biquad] **** Ad Hoc Simulator Running ****
**** BIQUAD
****

NAPA Tools Information: ( tf[0]) Process # 000.000 <- 262143
NAPA Tools Information: ( tf[1]) Process # 000.009
NAPA Tools Information: ( tf[2]) Process # 000.009
NAPA Tools Information: ( tf[0]) Process # 000.008 <- 524287
NAPA Tools Information: ( tf[1]) Process # 000.008
NAPA Tools Information: ( tf[2]) Process # 000.008
NAPA Tools Information: ( tf[0]) Process # 000.007 <- 786431
NAPA Tools Information: ( tf[1]) Process # 000.007
NAPA Tools Information: ( tf[2]) Process # 000.007
NAPA Tools Information: ( tf[0]) Process # 000.006 <- 1048575
NAPA Tools Information: ( tf[1]) Process # 000.006
NAPA Tools Information: ( tf[2]) Process # 000.006
NAPA Tools Information: ( tf[0]) Process # 000.005 <- 1310719
NAPA Tools Information: ( tf[1]) Process # 000.005
NAPA Tools Information: ( tf[2]) Process # 000.005
NAPA Tools Information: ( tf[0]) Process # 000.004 <- 1572863
NAPA Tools Information: ( tf[1]) Process # 000.004
NAPA Tools Information: ( tf[2]) Process # 000.003
NAPA Tools Information: ( tf[0]) Process # 000.003 <- 2097151
NAPA Tools Information: ( tf[1]) Process # 000.003
NAPA Tools Information: ( tf[2]) Process # 000.003
NAPA Tools Information: ( tf[0]) Process # 000.002 <- 2359295
NAPA Tools Information: ( tf[1]) Process # 000.002
NAPA Tools Information: ( tf[2]) Process # 000.002
NAPA Tools Information: ( tf[0]) Process # 000.001 <- 2621439
NAPA Tools Information: ( tf[1]) Process # 000.001
NAPA Tools Information: ( tf[2]) Process # 000.000
NAPA Posts Information: ( join[0]) Append 3 Files as requested
**** Random Seed [1] : 777757025 ****
**** Output Tag [0] : 474615801 ****
**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : Biquad.tmp ****
**** Simulator Time : 26.2144 s ****
**** Simulator Index : 2 621 440 ****
**** Tool Index : 1 ****
**** Run Time I/O : ****
-> stdout [ 0] ****
**** Stopwatch : H00:M00:S05.469 ****


```

3 transfer functions  
computed 10 times

2.6 millions cycles in 26 seconds

'screen'

Generation on the fly of 6 cells



The *Cross Power Spectrum*,  $G_{xy}$ , is defined as taking the Fourier Transform of two signals separately and multiplying the result together as follows:

$$G_{xy}(f) = S_x(f) S_y^*(f)$$

where \* indicates the complex conjugate of the function.

With this function, we can define the *Transfer Function*,  $H(f)$ , using the cross power spectrum and the spectrum of the input channel as follows:

$$H(f) = \frac{\overline{G_{yy}}(f)}{\overline{G_{xx}}(f)}$$

where  $\overline{-}$  denotes the average of the function.

## The Fundamentals of Signal Analysis

Application Note 243



# One of the Generated SWC Biquadratic Filter Cells

file './bqd1.gen'

```

cell_interface $out $N_3 $M_2 $in0..2 $n0_0..2 $n1_0..2 $n2_0..2 $d_0..2

*** Analog IIR Structure, 3 inputs 2nd order

***          Feedback           Feedforward
***      in0 -->(+-----+---->[*n0_2/d_2]--->(+--> out0
***          |           | s0_2           |
***          |           v               |
***          |           [DELAY]         |
***          +---[-d_1/d_2]<----+---->[*n0_1/d_2]-----+
***          |           | s0_1           |
***          |           v               |
***          |           [DELAY]         |
***          +---[-d_0/d_2]<----+---->[*n0_0/d_2]-----+
***                      |           s0_0
*** ...
***      in2 -->(+-----+---->[*n2_2/d_2]--->(+--> out2
***          |           | s2_2           |
***          |           v               |
***          |           [DELAY]         |
***          +---[-d_1/d_2]<----+---->[*n2_1/d_2]-----+
***          |           | s2_1           |
***          |           v               |
***          |           [DELAY]         |
***          +---[-d_0/d_2]<----+---->[*n2_0/d_2]-----+
***                      |           s2_0
***      out = out0 + out1 + out2
# ****

```

```

node $ii0 dalgebra    $in0
node $ii1 dalgebra    $in1
node $ii2 dalgebra    $in2

# feedforward path coefficients
dvar $nn0_0 $n0_0/$d_2 &update
dvar $nn0_1 $n0_1/$d_2 &update
dvar $nn0_2 $n0_2/$d_2 &update

dvar $nn1_0 $n1_0/$d_2 &update
dvar $nn1_1 $n1_1/$d_2 &update
dvar $nn1_2 $n1_2/$d_2 &update

dvar $nn2_0 $n2_0/$d_2 &update
dvar $nn2_1 $n2_1/$d_2 &update
dvar $nn2_2 $n2_2/$d_2 &update

# feedback path coefficients
dvar $dd_0 $d_0/$d_2 &update
dvar $dd_1 $d_1/$d_2 &update

# signal path
node $s0_0 delay $s0_1
node $s0_1 delay $s0_2
node $s0_2 wsum 1.0 $ii0 -$dd_0 $s0_0 $nn0_0 $s0_1 $nn0_1 $s0_2 $nn0_2 $s0_1
node $out0 wsum $nn0_0 $s0_0 $nn0_1 $s0_1 $nn0_2 $s0_2


node $s1_0 delay $s1_1
node $s1_1 delay $s1_2
node $s1_2 wsum 1.0 $ii1 -$dd_0 $s1_0 $nn1_0 $s1_1 $nn1_1 $s1_2 $nn1_2 $s1_1
node $out1 wsum $nn1_0 $s1_0 $nn1_1 $s1_1 $nn1_2 $s1_2


node $s2_0 delay $s2_1
node $s2_1 delay $s2_2
node $s2_2 wsum 1.0 $ii2 -$dd_0 $s2_0 $nn2_0 $s2_1 $nn2_1 $s2_2 $nn2_2 $s2_1
node $out2 wsum $nn2_0 $s2_0 $nn2_1 $s2_1 $nn2_2 $s2_2

node ($out) sum $out0..2

```

# A Cascade of 3 SWC Biquadratic Filters, the Transfer Functions






# 1<sup>st</sup> Order $\Sigma\Delta$ Analog Modulator



# Simulating with SARC :

# Precise Simulations at Lower Level



Electrical modeling of the **switched capacitor integrator** :  
 offset, limited gain, limited bandwidth, parasitic capacitances, switches

Mixed signal modeling of the modulator :  
 integrator, comparator, multiplexer

Z Domain

s Domain


s Domain 'with care'

Non Inverting Delayed SWC Integrator  
a linear description for SARC simulation


96

(modeling)

Simulated Load



# SWC $\Sigma\Delta$ Converter with SARC



```

R2D[.] = [Gds
          PHIa
          PHIb
          Rde = 1/Gds]
          Sval1 = [PHIa]
          Sval2 = [PHIb]
          Sval3 = [PHIa]
          Sval4 = [PHIb]
          Sval5 = [PHIa]
          Sval6 = [PHIb]
          Sval7 = [PHIa]
          Sval8 = [PHIb]
          Sval9 = [PHIa]
          Sval10 = [PHIb]
          Sval11 = [PHIa]
          Sval12 = [PHIb]

STATES = {V(C_{1,12}), V(C_{1,12}), V(C_{1,2}), V(C_{1,3}), V(C_{1,4})}

ESE = {C_{1,1}, C_{1,2}, C_{1,3}, C_{1,4}}


...
#define MIMO_Integrator2_NI_INPUTS      \
    {"Vin1", "Vin2"}                      \
\\

#define MIMO_Integrator2_NI_OUTPUTS     \
    {"V(Out)", "V(A)", "V(B)}           \
\\


#define MIMO_Integrator2_NI_BOM        \
    {"C_{11}", "C_{12}", "C_{21}", "C_{31}", "C_a", "C_o", "Gm", "Offs", "Gds", "PHIa", "PHIb"} \
\\

...

```


\*\*\*\*\* Output in file < C:/PRESENTATION/NEWCAS\_2019/NEWCAS\_2019/Tutorial/Interactive/Integrator2\_NI.hdr > \*\*\*\*\*

>>> Normal termination Maxima 8.49 s / wall 8.58 s (96.69.88.302)




# Computing in a Data Cell

```
file './comparator.dat'  
  
data_interface $offs $cin  
  
/* comparator data  
  
dvar ($cin) 0.5e-12 &constant  
  
dvar $offs rand_normal(0.0, 2.0e-3)
```



```
file './transconductance_opamp.dat'  
  
data_interface $gm $gds $offs $ca $co $ib  
  
/* opamp data  
  
dvar $gds 26.0e-9 - 2.4e-15*$ib - 4.6e-24*$ib*$ib &update  
dvar $gm 300.0e-6 - 230.0e-9*SQRT($ib) + 1.2e-12*$ib &update  
  
dvar ($ca) 0.2e-12 &constant  
dvar ($co) 0.4e-12 &constant  
  
dvar $offs rand_normal(0.0, 3.0e-3)  
  
declare (true) (100.0e-6 <= $ib) && (150.0e-6 >= $ib)
```




# A Time-Domain Simulation



file './SD1.nap'

```
header <napatool.hdr>
title "Analysis in Time Domain"
fs 2000.0e6
node C1k clock "01" 500 // 2.0 Mhz clock
string opfile1 "./transconductance_opamp.dat"
string opfile2 "./comparator.dat"
node Vin dc (analog) 0.123456789
node Vref dc (analog) 1.0
node Vout cell sd1 "./SD1.net" Vin Vref C1k opfile1..2
output "SD1-time.out" Aa Ab Ao Vin Vout C1k
terminate 10.0e-6 <= TIME
alias Aa sd1__Aa
alias Ab sd1__Ab
alias Ao sd1__Ao
debug SARC
ping
```



NAPA Simulation  
( Waveforms )

```
[SD1] **** MAC Preprocessor Running ****
[SD1] **** NAPA Compiler Running ****
[SD1] **** GCC Compiler Running ****
[SD1] **** SARC Engine Linking ****
[SD1] **** Ad Hoc Simulator Running ****
```

NAPA Ping Information: function 'duser\_sarc()' from file "/Simulate/NapaDos/Hdr/User/sarc.hdr"  
 NAPA Ping Information: function 'Integrator2\_NI()' from file "Integrator2\_NI.hdr"  
 NAPA Ping Information: function 'rand\_normal()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

```
****  

**** Analysis in Time Domain [ Analog 1st Order SD Modulator with SARC model ]  

****
```

NAPA Debug Information: ( sarc[0]) function 'Integrator2\_NI()'

```
[ Integrator2_NI ] - model file -
[ Integrator2_NI ] "Integrator2_NI.hdr"
[ Integrator2_NI ] - initialization -
[ Integrator2_NI ] SARC computing rate = (1 / 500.0 ps) = 2.000 GHZ
[ Integrator2_NI ] inputs { Vini, Vin2 }
[ Integrator2_NI ] outputs { V@out, V@A, V@B }
[ Integrator2_NI ] parameters { C_11, C_12, C_2, C_3, C_a, C_o, Gds, PHIA, PHIB, Gm, Offs }
[ Integrator2_NI ] parameter #1 sd1_C11 = 5.00000 p -> C_11
[ Integrator2_NI ] parameter #2 sd1_C12 = 5.00000 p -> C_12
[ Integrator2_NI ] parameter #3 sd1_C2 = 5.00000 p -> C_2
[ Integrator2_NI ] parameter #4 sd1_C3 = 500.000 f -> C_3
[ Integrator2_NI ] parameter #5 sd1_Aca = 200.000 f -> C_a
[ Integrator2_NI ] parameter #6 sd1_Aco = 400.000 f -> C_o
[ Integrator2_NI ] parameter #7 sd1_Agds = 26.0000 n -> Gds
[ Integrator2_NI ] parameter #8 sd1_PHIA = 0.00000 -> PHIA
[ Integrator2_NI ] parameter #9 sd1_PHIB = 0.00000 -> PHIB
[ Integrator2_NI ] parameter #10 sd1_Agm = 299.997 u -> Gm
[ Integrator2_NI ] parameter #11 sd1_OffsetA = 1.93544 m -> Offs
```

\*\*\*\* Random Seed [1] : 777808285 \*\*\*\*
 \*\*\*\* Output Tag [0] : 906065082 \*\*\*\*

\*\*\*\* NAPA Compiler : V4.00 for Win64 \*\*\*\*



\*\*\*\* Main Netlist : SD1.tmp \*\*\*\*

\*\*\*\* Simulator Time : 10.0000 us \*\*\*\*
 \*\*\*\* Simulator Index : 20001 \*\*\*\*


\*\*\*\* Run Time I/O : \*\*\*\*
 -> SD1-time.out
 [ 0 ] \*\*\*\*

\*\*\*\* Stopwatch : H00:M00:S01.187 \*\*\*\*


\*\*\*\* Normal Termination \*\*\*\*



Opamp input



Opamp output



Comparator input

```

header <napatool.hdr>

title "Histogram Analysis in Time Domain"

fs 2.0e6
node C1k clock "01" 200

string opfile1 "./transconductance_opamp.dat"
string opfile2 "./comparator.dat"

dvar ampldb -3.0
dvar ampl DB2LIN(ampldb, 1.0)
dvar freq 1234.56789
dvar ph rand_uniform(0.0, _2pi_)

node Vin osc 0.0 ampl freq ph
node Vref dc (analog) 1.0
node Vout cell sdl "./SD1.net" Vin Vref C1k opfile1..2


tool histoval stdout Ab Vref -3.0 3.0 100

terminate 100000000 <= LOOP_INDEX

alias Aa sdl_Aa
alias Ab sdl_Ab
alias Ao sdl_Ao

debug ping SARC

```



## NAPA Simulation ( Histogram )



# Opamp Output, Histogram

Administrator: NAPA Compile and Run: Source File \*\*\* SD1\_Histo.nap \*\*\*

```
[SD1_Histo] **** MAC Preprocessor Running ****  
[SD1_Histo] **** NAPA Compiler Running ****  
[SD1_Histo] **** GCC Compiler Running ****  
[SD1_Histo] **** SARC Engine Linking ****  
[SD1_Histo] **** Ad Hoc Simulator Running ****
```


```
NAPA Ping Information: function 'duser_sarc()' from file "/Simulate/NapaDos/Hdr/User/sarc.hdr"  
NAPA Ping Information: function 'itool_histoval()' from file "/Simulate/NapaDos/Hdr/Tool/histo1.hdr"  
NAPA Ping Information: function 'Integrator2_NI()' from file "Integrator2_NI.hdr"  
NAPA Ping Information: function 'rand_normal()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"  
NAPA Ping Information: function 'rand_uniform()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"
```

```
****  
**** Histogram Analysis in Time Domain [ Analog 1st Order SD Modulator with SARC model ]  
****
```

```
**** Random Seed [I] : 777809661 ****  
**** Output Tag [0] : 24529941 ****  
  
**** NAPA Compiler : V4.00 for Win64 ****  
  
**** Main Netlist : SD1_Histo.tmp ****  
  
**** Simulator Time : 49.9995 us ****  
**** Simulator Index : 100000 ****  
**** Tool Index : 100000 ****  
  
**** Run Time I/O : ****  
    -> stdout [ 0 ] ****  
  
**** Stopwatch : H00:M00:S00.219 ****  
  
**** Normal Termination ****
```

The histograms are normalized

$$h[i] = \frac{\text{number\_of\_occurrences}}{\text{bin\_width} * \text{number\_of\_samples}}$$



```

header <napatool.hdr>

title "FFT Analysis"

fs 2000.0e6
node C1k clock "01" 500

string opfile1 "./transconductance_opamp.dat"
string opfile2 "./comparator.dat"

dvar ampldb -3.0
dvar ampl DB2LIN(ampldb, 1.0)
dvar freq 1234.56789
dvar ph rand_uniform(0.0, _2pi_)

node Vin osc 0.0 ampl freq ph
node Vref dc (analog) 1.0
node Vout cell sd1 "./SD1.net" Vin Vref C1k opfile1..2

ivar npts POWEROF2(16)

decimate 1000 500

tool fft stdout Vout 1 npts

terminate 1 <= TOOL_INDEX

debug SARC
ping

```



```

[SD1_FFT] **** MAC Preprocessor Running ****
[SD1_FFT] **** NAPA Compiler Running ****
[SD1_FFT] **** GCC Compiler Running ****
[SD1_FFT] **** SARC Engine Linking ****
[SD1_FFT] **** Ad Hoc Simulator Running ****

NAPA Ping Information: function 'duser_sarc()' from file "/Simulate/NapaDos/Hdr/User/sarc.hdr"
NAPA Ping Information: function 'itool_fft()' from file "/Simulate/NapaDos/Hdr/Tool/fft1.hdr"
NAPA Ping Information: function 'Integrator2_NI()' from file "/Simulate/NapaDos/Hdr/User/integrator2_ni.hdr"
NAPA Ping Information: function 'rand_normal()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"
NAPA Ping Information: function 'rand_uniform()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

**** FFT Analysis [ Analog 1st Order SD Modulator with SARC model ]
****

NAPA Debug Information: ( sarc[0] ) function 'Integrator2_NI()'
[ Integrator2_NI ] - model file -
[ Integrator2_NI ] "Integrator2_NI.hdr"
[ Integrator2_NI ] - initialization -
[ Integrator2_NI ] SARC computing rate = (1 / 500.0 ps) = 2.000 GHz
[ Integrator2_NI ] inputs { Vin1, Vin2 }
[ Integrator2_NI ] outputs { V@Out, V@A, V@B }
[ Integrator2_NI ] parameters { c_11, c_12, c_2, c_3, c_a, c_o, Gds, PHia, PHib, Gm, Offs }
[ Integrator2_NI ] parameter #1 sd1_C11 = 5.00000 p -> C_11
[ Integrator2_NI ] parameter #2 sd1_C12 = 5.00000 p -> C_12
[ Integrator2_NI ] parameter #3 sd1_C2 = 5.00000 p -> C_2
[ Integrator2_NI ] parameter #4 sd1_C3 = 500.000 f -> C_3
[ Integrator2_NI ] parameter #5 sd1_Aca = 200.000 f -> C_a
[ Integrator2_NI ] parameter #6 sd1_Aco = 400.000 f -> C_o
[ Integrator2_NI ] parameter #7 sd1_Agds = 26.0000 n -> Gds
[ Integrator2_NI ] parameter #8 sd1_PHia = 0.00000 -> PHia
[ Integrator2_NI ] parameter #9 sd1_PHib = 0.00000 -> PHib
[ Integrator2_NI ] parameter #10 sd1_Agm = 299.997 u -> Gm
[ Integrator2_NI ] parameter #11 sd1_OffsA = -1.12561 m -> Offs

NAPA Tools Information: ( fft[0] ) Process # 000 <- 65535500

**** Random Seed [I] : 777811527 ****
**** Output Tag [O] : 153099792 ****
**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : SD1_FFT.tmp ****
**** Simulator Time : 32.7677 ms ****
**** Simulator Index : 65 535 501 ****
**** Tool Index : 1 ****
**** Run Time I/O : ****
-> stdout [ 0 ] ****
**** Stopwatch : H00:M01:S43.700 ****
**** Normal Termination ****

```


65 millions cycles

1 min 44

## NAPA Simulation (FFT)

## FFT Analysis [ Analog 1st Order SD Modulator with SARC model ]

Yves Leduc

Accédez aux paramètres pour activer Windows.  
Over Windows

# Sampling and Local Sampling Frequencies: FS, FSL

file 'sd1b\_FFT.nap'

header &lt;napatool.hdr&gt;

title "FFT Analysis"

fs 2000.0e6

node C1k clock "01" 500

string opfile1 "./transconductance\_opamp.dat"

string opfile2 "./comparator.dat"

dvar ampldb -3.0

dvar ampl DB2LIN(ampldb, 1.0)

dvar ph rand\_uniform(0.0, \_2pi\_)

node Vin osc 0.0 ampl freq ph

node Vref dc (analog) 1.0

node Vout cell sdl "./SD1.net" Vin Vref C1k opfile1..2

ivar npts POWEROF2(16)

decimate 1000 500

tool fft stdout Vout 1 npts

dvar freq coherent(1234.56789, npts)

terminate 1 &lt;= TOOL\_INDEX

debug SARC COHERENT

directive WINDOW NONE

ping

```

NAPA Ping Information: function 'duser_sarc()'      from file "/Simulate/NapaDos/Hdr/User/sarc.hdr"
NAPA Ping Information: function 'itool_fft()'       from file "/Simulate/NapaDos/Hdr/Tool/fft1.hdr"
NAPA Ping Information: function 'Integrator2_NI()'   from file "Integrator2_NI.hdr"
NAPA Ping Information: function 'coherent()'        from file "/Simulate/NapaDos/Hdr/Function/coherent.hdr"
NAPA Ping Information: function 'rand_normal()'     from file "/Simulate/NapaDos/Hdr/Function/random.hdr"
NAPA Ping Information: function 'rand_uniform()'    from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

****  

**** FFT Analysis [ Analog 1st Order SD Modulator with SARC model ]  


****

NAPA Debug Information: ( coherent_freq )
Sampling frequency : 2.00000000 MHz
Frequency target   : 1.23456789 kHz
Coherent frequency : 1.25122070 kHz, Delta: 16.6528131 Hz (+1.3%)
# samples           : 65536
# periods of signal: 41

```

- macro FS defined here as 2.0e9 (Hz)
- macro FSL defined here as 2.0e9 (Hz)

- macro FS defined here as 2.0e9 (Hz)
- macro FSL defined here as 2.0e6 (Hz)



53671.7, 6.22531

# NAPA Simulation, TSNR

file 'sd1\_TSNR.nap'

**header** <napatool.hdr>

**title** "TSNR Analysis"

**fs** 200.0e6

**node** Clk **clock** "01" 50

**string** opfile1 "./transconductance\_opamp.dat"

**string** opfile2 "./comparator.dat"

**dvar** amp1db LINSWEEP(TOOL\_INDEX, -50.0,0.0, 26) **&update &export**

**dvar** amp1 DB2LIN(amp1db, 1.0) **&update**

**dvar** freq 1234.56789 **&constant**

**dvar** ph rand\_uniform(0.0, \_2pi\_) **&constant**

**node** Vin osc 0.0 amp1 freq ph

**node** Vref dc 1.0

**node** Vout cell sd1 "./SD1.net" Vin Vref Clk opfile1..2

**ivar** npts POWEROF2(16)

**decimate** 100 50

**node** Fout wsum 2 Vout -1 One

**tool** tsnr stdout Fout 1 8.0e3 npts (template) (psophometr)

**terminate** 0.0 < amp1db

**ping**


```
...
#define POW10(y) pow(10.0,(y))
#define LINDOMAIN(c,b,e) ((b)+((c)*(e)-(b)))
#define LOGDOMAIN(c,b,e) ((b)*POW10((c)*LOG10(((double)(e))/((double)(b))))) 
#define LINSWEEP(c,b,e,n) LINDOMAIN(((double)(c))/((double)((n)-1L)),(b),(e))
#define LOGSWEET(c,b,e,n) LOGDOMAIN(((double)(c))/((double)((n)-1L)),(b),(e))

...
#define DB2LIN(x,r) ((r)*POW10(0.05*(x)))

...
#define POWEROF2(n) ((0LL<<((long long)(n))?(1LL<<((long long)(n))):1LL)
...
```


NAPA Tools Information:	
(tsnr[0])	Process # 023 <- 157286350
(tsnr[0])	Process # 024 <- 163839950
(tsnr[0])	Process # 025 <- 170393550
tsnr[0] Appending ad hoc template to tsnr data	
**** Random Seed [I] :	777883971 ****
**** Output Tag [0] :	68656489 ****
**** NAPA Compiler :	V4.00 for Win64 ****
**** Main Netlist :	SD1_TSNR.tmp ****
**** Simulator Time :	851.968 ms ****
**** Simulator Index :	170 393 552 ****
**** Tool Index :	26 ****
**** Run Time I/O :	****
-> stdout	[ 0 ] ****
**** Stopwatch :	H00:M07:S02.564 ****


7 minutes ...



...  
tool tsnr stdout Fout 1 8.0e3 npts (template)  
...

TSNR Analysis [ Analog 1st Order SD Modulator with SARC model ]  
Sat Apr 20 15:45:42 2019 by Yves Leduc






# 3<sup>rd</sup> Order $\Sigma\Delta$ Analog Modulator



# Z Domain Model of a SWC Integrator



```

cell_interface $out $sdffile $in $vh $vl
data $sdffile ...
$A $B $C $D $E $F ...
$op1 $op2 $op3 $cmp4 $cmp5 // data files


declare (true) ISINTEGER($F)

dvar $i1 $A
dvar $i2 $A/$C
dvar $j1 $B/$A
dvar $j2 2.0*($B/$C)
dvar $k1 $D/($C*I2D($F))
dvar $k2 $D/($B*I2D($F))
dvar $k3 $D/$E
ivar $ia $F

node $vp dalgebra      $vh
node $vn dalgebra      $vl
node $th average       $vn   $vp
node $s01 cell i1 <Integrator1/d2_a.net> $op1 $i1 $in $i2 $s03 0.0
node $s02 cell i2 <Integrator1/d2_a.net> $op2 $j1 $s01 $j2 $s03 0.0
node $y1 cell c4 <Comparator/2_a.net>    $cmp4 $s02 $th
node $s03 mux           $y1 -$vn -$vp
node $s07 cell i3 <Integrator1/d3_a.net> $op3 $k1 $s03 $k2 $s02 $k3 $s08 0.0
node $y2 cell c5 <Comparator/2_a.net>    $cmp5 $s07 $th
node $s08 mux           $y2 -$vn -$vp

node $s09 delay         $y1
node $s10 delay         $s09
node $s11 differentiator $y2
node $s12 differentiator $s11
node $s13 gain           $ia   $s12
node $out sum            $s10  $s13

```



## 3<sup>rd</sup> Order SWC ΣΔ Modulator Cell

# 3<sup>rd</sup> Order $\Sigma\Delta$ SWC Modulator, Parameters

```
data_interface $gain $offset
/* Opamp of the integrator '1'

dvar $gain    1000.0
dvar $offset  rand_normal(0.0, 3.0e-3)

data_interface $gain $offset
/* Opamp of the integrator '2'

dvar $gain    1000.0
dvar $offset  rand_normal(0.0, 3.0e-3)

data_interface $gain $offset
/* Opamp of the integrator '3'

dvar $gain    800.0
dvar $offset  rand_normal(0.0, 5.0e-3)

data_interface $hysteresis $offset
/* Comparator '4'

dvar $hysteresis 0.0
dvar $offset    rand_normal(0.0, 2.0e-3)

data_interface $hysteresis $offset
/* Comparator '5'

dvar $hysteresis 0.0
dvar $offset    rand_normal(0.0, 4.0e-3)
```

```
file './_sd21.dat'

data_interface $A $B $C $D $E $F $op1 $op2 $op3 $cmp4 $cmp5

/* There are 6 independent parameters (A,B,C,D,E,F)

dvar $A    1.0 // scaling of 1st integrator stage
dvar $B    1.0 // scaling of 2nd integrator stage
dvar $C    1.0 // scaling of 1st quantizer
dvar $D    1.0 // scaling of 3rd integrator stage
dvar $E    1.0 // scaling of 2nd quantizer
ivar $F    2   // interstage attenuation

/* files containing the opamp characteristics
string $op1 "./_op1.dat"
string $op2 "./_op2.dat"
string $op3 "./_op3.dat"

/* files containing the comparator characteristics
string $cmp4 "./_cmp4.dat"
string $cmp5 "./_cmp5.dat"
```

```

title "ANALOG 3RD ORDER MODULATOR SIGMA-DELTA '2+1' WITH SIMPLE PARASITICS, $F"
header <napatool.hdr>

fs      2.0e6

node    vrefh   dc   1.0
node    vrefl   dc   -1.0
node    in     osc  0.0 0.8 1234.56789 0.0
node    out    cell sd  "./sd21.net" "./_sd21.dat" in vrefh vrefl

ivar   npts  POWEROF2(20)

tool   fft  "fft.out"   out 1 1.0 100.0e3 npts
tool histoal "histo.out" A 1.0 -5.0 5.0 100
tool histoal "histo.out" B 1.0 -5.0 5.0 100
tool histoal "histo.out" C 1.0 -5.0 5.0 100

terminate 1 <= TOOL_INDEX

ping
directive WINDOW BLACKMAN_HARRIS_7

alias A sd_s01
alias B sd_s02
alias C sd_s07

```



# 3<sup>rd</sup> Order ΣΔ SWC Modulator

```

**** Random Seed [I] : 780386915 ****
**** Output Tag [0] : 37335564 ****
**** NAPA Compiler : V4.02 for Win64 ****
**** Main Netlist : SD21.tmp ****
**** Simulator Time : 524.288 ms ****
**** Simulator Index : 1 048 576 ****
**** Tool Index : 1 ****
**** Run Time I/O : ****
      -> fft.out [ 0] ****
      -> histo.out [ 0] ****
**** Stopwatch : H00:M00:S01.569 ****
**** Normal Termination ****


```

1.6 second

# 3<sup>rd</sup> Order $\Sigma\Delta$ SWC Modulator, 1 Million points FFT


ANALOG 3RD ORDER MODULATOR SIGMA-DELTA '2+1' WITH SIMPLE PARASITICS, SD21.nap  
Yves Leduc

Capture Fenebre



# 3<sup>rd</sup> Order $\Sigma\Delta$ SWC Modulator, 1 Million Samples Histograms

ANALOG 3RD ORDER MODULATOR SIGMA-DELTA '2+1' WITH SIMPLE PARASITICS, SD21.nap  
Mon Apr 29 15:20:14 2019 by Yves Leduc



# 3<sup>rd</sup> Order $\Sigma\Delta$ SWC Modulator

file "./TSNR.nap"

```
header <napatool.hdr>

title "TSNR Analysis of a MASH 2+1 SWC Sigma-Delta Modulator"

fs 2.0e6

dvar amp1db LINSWEEP(TOOL_INDEX, -80.0,0.0, 81) &update &export
dvar amp1 DB2LIN(amp1db, 1.0) &update
dvar freq 1234.56789
dvar ph rand_uniform(0.0, _2pi_)

node vrefh dc 1.0
node vrefl dc -1.0
node in osc 0.0 amp1 freq ph
node out cell sd "./sd21.net" "./_sd21.dat" in vrefh vrefl

ivar npts POWEROF2(16)

tool tsnr "tmp2.out" 02 1 10.0 16.0e3 npts (psophometric) (temp)
post join stdout (keep)
tool tsnr "tmp3.out" 03 1 10.0 16.0e3 npts (psophometric)
post join stdout (keep)

terminate 0.0 < amp1db

alias 02 sd1_y1 // output of SD2
alias 03 out // output of SD2+1

ping
directive WINDOW BLACKMAN_HARRIS_7
directive QUIET
```

```
**** TSNR Analysis of a MASH 2+1 SWC Sigma-Delta Modulator
****

**** 1.000 k <- A1
**** 1.000 k <- A2
**** 800.0 <- A3

**** 556.6 uV <- Offs1
**** -1.068 mV <- Offs2
**** 4.323 mV <- Offs3

NAPA Tools Information: ( tsnr[0]) Appending ad hoc template to tsnr data
NAPA Posts Information: ( join[0]) Append 2 Files as requested

**** Random Seed [I] : 778781753 ****
**** Output Tag [O] : 106702948 ****

**** NAPA Compiler : V4.00 for Win64 ****
**** Main Netlist : TSNR.tmp ****
**** Simulator Time : 2.65421 s ****
**** Simulator Index : 5 308 417 ****
**** Tool Index : 81 ****
**** Run Time I/O :
    <> tmp2.out [I/O] ****
    <> tmp3.out [I/O] ****
    -> stdout [ O] ****


**** Stopwatch : H00:M00:S02.424 ****
**** Normal Termination ****
```

< 2.7 seconds

162 FFTs on  $2^{16}$  points  
5.3 millions samples

# 3<sup>rd</sup> Order $\Sigma\Delta$ SWC Modulator, TSNR

TSNR Analysis of a MASH 2+1 SWC Sigma-Delta Modulator  
Tue Jun 18 13:13:00 2019 by Yves Leduc



# Conclusions

**30 years** after the first prototype, NAPA has proven an impressive extensibility and its ability to support state-of-the-art mixed signal and mixed technology applications.


It is built with a solid foundation and takes profit of the side effects of its building block.

It is fast, so fast.


It is not verbose, still it lets the user a solid control of the simulation.  
It is wide open and has a crystal clear implementation.

It is free, there is no hassle to manage licenses and therefore can be deployed without any constraint.


It is ready to welcome new functions and new features in applications yet to be invented.




# Last But Not Least, the Resources in the NAPA Libraries




Headers



Cells



# The Headers



alias                    *data\_interface*  
array                  *interlude*  
assert                 *interpolate*  
**call**                *ivar*  
command\_line         **load**  
*comment*            *napa\_version*  
data                   **node**  
debug                  nominal  
decimate              num\_initial  
declare                opcode  
**directive**          output  
drop                   *ping*  
*dump*               post  
dvar                   random\_seed  
*error*               restart  
event                  stuck  
export                string  
*format*              synchronize  
*fs*                   terminate  
ganging               title  
*gateway*            **tool**  
*header*              *ts*  
*init*                update  
*Inject*              void  
*input*                warning  
*cell\_interface*     #\*

**<instruction\_keyword>** [ <parameter...> ]

## Instructions

adc	dac	itod	udac
<b>algebra</b>	<b>dalgebra</b>	<b>itool</b>	wsum
alu	dc	<b>iuser</b>	xnor
and	delay	latch	xor
average	differentiator	lshift	zero
bshift	div	max	
btoi	dtoi	merge	
buffer	<i>dtool</i>	min	
bwand	<b>duser</b>	mod	
bwbuffer	equal	<i>rom2</i>	
bwinv	<i>fzand</i>	rshift	
bwnand	<i>fzbuffer</i>	rshift1	
bwnor	<i>fzinv</i>	rshift2	
bwnot	<i>fzor</i>	sign	
bwor	<i>fznand</i>	sine	
bwxnor	<i>fznor</i>	square	
bwxor	<i>fznot</i>	step	
cell	<i>gain</i>	sub	
change	<b>generator</b>	sum	
clip	<i>hold</i>	toggle	
clock	<i>ialgebra</i>	track	
comp	<i>integrator</i>	triangle	
copy	<i>Inv</i>	trig	
cosine	<i>itob</i>	uadc	

**node <node\_name> <kind> [ <parm...> ] [ <node\_name...> ]**

## Nodes

iuser\_arithmetic\_average  
duser\_arithmetic\_average  
duser\_coherentwave  
duser\_comb  
iuser\_dem  
duser\_dpll  
duser\_dsinc  
duser\_entropy  
duser\_fir  
iuser\_fir  
duser\_fir\_in  
duser\_fir\_out  
duser\_fm  
iuser\_fm  
duser\_geometric\_average  
duser\_harmonic\_average  
duser\_ifft  
duser\_ilt  
iuser\_lfsr  
duser\_max2max  
iuser\_max2max  
duser\_median  
iuser\_median  
duser\_min2min  
iuser\_min2min  
duser\_intreal  
duser\_multitone

duser\_pink  
iuser\_PLA  
duser\_pulse  
duser\_pwl  
iuser\_pwl  
duser\_read  
duser\_read2  
iuser\_read  
iuser\_read2  
duser\_resonator  
duser\_rms\_average  
iuser\_sequence  
duser\_sarc  
duser\_sine  
iuser\_stable  
duser\_sun  
duser\_synchro\_lindomain  
duser\_synchro\_logdomain  
duser\_synchro\_linsweep  
duser\_synchro\_logsweep  
duser\_synchro\_readsweep  
iuser\_wave1x16\_in  
iuser\_wave1x16\_out  
iuser\_wave2x16\_in  
iuser\_wave2x16\_out  
duser\_win\_list  
iuser\_wolfram\_rule

itool\_autocorr  
itool\_cfft  
itool\_cgft  
itool\_cwin  
itool\_disto  
itool\_enbw  
itool\_fft  
itool\_fft\_cs  
itool\_freq  
itool\_gdel  
itool\_gft  
itool\_hdecomp  
itool\_histobin  
itool\_history  
itool\_histogram  
itool\_histoslp  
itool\_histoval  
itool\_icn  
itool\_i2decomp  
itool\_i3decomp  
itool\_im2  
itool\_im3  
itool\_lag  
itool\_lin  
itool\_lsp  
itool\_lspwin

itool\_output  
itool\_pdetect  
itool\_ps  
itoll\_ptf  
itool\_quinn2  
itool\_resp  
itool\_resp2\_i  
itool\_resp2\_o  
itool\_rms  
itool\_sinewave  
itool\_statslp  
itool\_statval  
itool\_synchro  
itool\_tdecomp  
itool\_tf  
itool\_tf2\_i  
itool\_tf2\_o  
itool\_tfp  
itool\_tsnr  
itool\_win  
itool\_xcorr

post\_extrema  
post\_eye  
post\_histo  
post\_join  
post\_prune  
post\_select  
post\_sort  
post\_spice  
post\_stat  
post\_wcpk  
post\_wcpk\_pwl  
post\_wipe  
post\_zip

(in '/Simulate/NapaDos/Hdr/Post/..')

## User, Tool and Post Functions

(in '/Simulate/NapaDos/Hdr/User/..')

(in '/Simulate/NapaDos/Hdr/Tool/..')

arithmetic_mean( )	db2pow()	ispowerof10()	QR_01()	reldif( )
arithmetic_geometric_mean( )	d2i()	k2c()	QR_01_x()	rnoise( )
AWG_d()	dec2bin()	LCM()	QR_gaussian()	root_mean_square( )
AWG_n()	deg2rad()	lin2db()	QR_normal()	round_it()
AWG_s()	diode_Iv()	lindomain()	QR_uniform()	serie_R()
bessel_i()	diode_Ri()	linsweep()	QR_uniform_x()	serie_C()
bessel_j()	diode_Rv()	logdomain()	rad2deg()	serie_L()
bessel_k()	diode_Vi()	log_factorial()	rand_01()	sinc( )
bessel_y()	dirac()	logn()	rand_01_x()	smooth_limiter()
c2f()	dirac2()	logsweep()	rand_bernoulli()	soft_limiter()
c2k()	ET12()	next_hailstone_number()	rand_binomial()	stuck_array()
centroidal_mean()	expand_A_law()	np2db()	rand_chisquare()	switch_i()
choice_between_i()	expand_mu_law()	parallel_R()	rand_equillikely()	switch_d()
choice_between_d()	f2c()	parallel_C()	rand_erlang()	t2p()
choice_between_s()	factorial()	parm_for_rand_uniform()	rand_exponential()	thermometric( )
coherent()	gaussian()	parm_for_rand_normal()	rand_gaussian()	vandercorput( )
coherent_lindomain()	geometric_mean()	parm_for_rand_rayleigh()	rand_halfnormal()	vt()
coherent_linsweep()	halton()	pow2db()	rand_geometric( )	
coherent_logdomain()	hard_limiter()	P2t()	rand_lognormal()	
coherent_logsweep()	harmonic_mean()	kt()	rand_normal()	
cmp3()	heronian_mean()	powerof()	rand_pascal( )	
compress_A_law()	GCD()	powerof2()	rand_poisson()	
compress_mu_law()	i2d()	powerof10()	rand_rayleigh()	
contraharmonic_mean()	isign()	prompt_for_double()	rand_uniform()	
db2lin()	ispowerof()	prompt_for_long()	rand_uniform_x()	
db2np()	ispowerof2()	prompt_for_yes_no()	randomize_array()	

## Registered C Functions

(in '/Simulate/NapaDos/Hdr/Function/..')

ABS()	LINDOMAIN()	A_CONSTANT()	MU_CONSTANT()
CLIP()	LINSWEEP()	ARITHMETIC_MEAN()	MU0()
COS()	LOG()	ARITHMETIC_GEOMETRIC_MEAN()	POWEROF()
DB2LIN()	LOG10()	C0()	POWEROF10()
DB2POW()	LOGDOMAIN()	C2F()	print_blank_line()
DEG2RAD()	LOGSWEEP()	C2K()	print_line_of_chars()
D2I()	MIN()	CENTROIDAL_MEAN()	print_line_of_stars()
FSS()	MAX()	CONTRAHARMONIC_MEAN()	print_newline()
I2D()	MODULO()	D2I()	print_string()
IO_MANAGER()	NIS()	EV()	print_var()
ISDELAYED()	PING()	EPSILON0()	print_dvar_and_string()
ISEQUAL()	POW()	F2C()	print_dvar()
ISEVEN()	POW10()	G()	print_ivar_and_string()
ISINSIDE()	POW2DB()	GEOMETRIC_MEAN()	print_ivar()
ISINTEGER()	POWEROF2()	H()	Q()
ISOPTION()	PS()	HARMONIC_MEAN()	RNOISE()
ISNOTOPTION()	RAD2DEG()	HERONIAN_MEAN()	RSWITCH()
ISODD()	RAND_01()	I2D()	ROOT_MEAN_SQUARE()
ISOUTSIDE()	RAND_01_X()	ISPOWEROF()	SET_STOP_REQUEST()
ISNOTEQUAL()	ROOT()	ISPOWEROF2()	STOP_REQUEST()
ISNOTSMALL()	SEGMENT_CONDITION()	ISPOWEROF10()	SYSTEM_TIME()
ISSMALL()	SIGN()	K()	VT()
ISTIME()	SIN()	K2C()	Z0()
ISPOWEROF2()	SQRT()	KT()	
LENGTH()	STS()	LOGN()	
LIN2DB()	TIMER()	ME()	

(in '/Simulate/NapaDos/Hdr/...')

## Built-In and Registered C Macro Functions

ABS_LOOP_INDEX	PERIODIC
ABS_TIME	PLATFORM
ANALOG_INI	RANDOM_SEED
ANTITHETIC	REF_TIME
ASSERT_FLAG	REL_LOOP_INDEX
CELLS_LIB	REL_TIME
CODE	R_FORMAT
CREATED	SEGMENT
DIGITAL_INI	SEPARATOR
ERROR_FLAG	S_FORMAT
FALSE	SHORT_TITLE
FS	SIM_RATE
FSL	SOURCE
GENERATORS_LIB	STL
HEADERS_LIB	TERMINATE
I_FORMAT	TIME
LOOP_INDEX	TITLE
NAPA_JOB_ID	TRUE
NAPA_VERSION	USER
NAPA_WAYPOINT	WALL_CLOCK
NO	X_FORMAT
NUM_INITIAL	YES
NUM_OF_SEGMENTS	
NUM_OF_TIME_OUTPUTS	
ORIGIN	

## Built-In C Macro Constants and Variables

START	= 1LL
STOP	= 0LL
_pi_	= 3.141592653589793
_pi2_	= 1.570796326794897
_pi4_	= 0.7853981633974483
_pi8_	= 0.3926990816987242
_2pi_	= 6.283185307179586
_e_	= 2.718281828459045
_PI_	= 3.141592653589793239L
_PI2_	= 1.570796326794896619L
_PI4_	= 0.7853981633974483096L
_PI8_	= 0.3926990816987241548L
_2PI_	= 6.283185307179586477L
_E_	= 2.718281828459045235L
EPSILON	= 2.0e-015

## Built-In C Constants

# Some Useful Resources to Build User and Tool Functions

## IO Manager

*Example:* `(void) IO_MANAGER(OPENWRITE, &fp, "ffta", ".out", 2)`

```
(long long) IO_MANAGER(CLOSE,           &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(DEBUG,          &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(DELETE,         &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(FREE,          &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(OPENAPPEND,    &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(OPENREAD,      &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(OPENWRITE,     &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(QUERY,        &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(REWIND,       &fp,    file_name, file_suffix,    function_id)
(long long) IO_MANAGER(REWRITE,      &fp,    file_name, file_suffix,    function_id)
```

## Dynamic Memory Allocation Manager

*Example:* `(void) DA_MANAGER(FREE, &arr, OLL, id)`

```
(long long) DA_MANAGER(ALLOCATE,      &array, number,    function_id) HA/DA/FA/LA/IA/SA/CA/PA/GA
(long long) DA_MANAGER(FREE,          &array, number,    function_id)
(long long) DA_MANAGER(QUERY,        &array, number,    function_id)
(long long) DA_MANAGER(RESET,        &array, number,    function_id)
```


## Sine and Cosine Table Manager

*Example:* `(void) SC_MANAGER(FREE, &sc, 1000000LL, 3)`

```
(long long) SC_MANAGER(ALLOCATE,     &sintable, &costable, number,    function_id) SC/S/C
(long long) SC_MANAGER(FREE,          &sintable, &costable, number,    function_id)
(long long) SC_MANAGER(QUERY,        &sintable, &costable, number,    function_id)
```

# The Last Words

" Come, come, good model is a good  
familiar creature if it be well used " [1]



- [1] 309 Come, come, good wine is a good familiar creature  
310 if it be well used"

*William Shakespeare (1564-1616)  
Othello, II. iii*

[NAPA] Yves Leduc

<http://www.borogoves.eu/NAPA Release nnn>

<<< download NAPA from the web

<http://www.borogoves.eu/NAPA Teaser.pdf>

<http://www.borogoves.eu/NAPA Card.pdf>

<http://www.borogoves.eu/NAPA Primer.pdf>

<http://www.borogoves.eu/NAPA Reference.pdf>

<http://www.borogoves.eu/MAC Card.pdf>

<http://www.borogoves.eu/MAC Reference.pdf>

[SARC] Jacques Mequin

« Semi-Analytical Recursive Algorithms in Mixed Signals Simulations »  
to be published

[ANSI C11] ISO/IEC 9899:2011

<https://www.iso.org/standard/57853.html>

[CRIMSON EDITOR]

<http://www.crimsoneditor.com/>

[GNUPLOT]


<http://www.gnuplot.info/>

[MINGW 64]

<https://mingw-w64.org/>

[WXMAXIMA and MAXIMA]

<https://wxmaxima-developers.github.io/wxmaxima/>



Email: [yves.leduc@borogoves.eu](mailto:yves.leduc@borogoves.eu)



An Efficient  Solution to  
Simulate Mixed-Signal Circuits in C



# Questions ?