



# Preamble

**Please note :**


This teaser uses an obsolete editor, the **Crimson Editor**.

It is replaced now by the **Notepad++ Editor !**

# "All models are **WRONG**, but some are **USEFUL**"

*a citation attributed to George E.P. Box.*

•



**Born** 18 October 1919

**Died** 28 March 2013

**Fields** Statistics

## Institutions

ICI

Princeton University

University of Wisconsin–Madison

Alma mater : University College London

## Known for

Response-surface methodology

Box–Jenkins method

Box–Cox transformation

# NAPA



*A High Level Simulator of Mixed-Signal Systems*



# Outline

*NAPA through a simple example*

*main netlist*

*cell*

*primitive*

*user function*

*time domain simulation*

*smart tool*

*synchronization*

*A realistic example*

*cell generator*

*multirate transfer function*

*more...*

*Open conclusion*




# A Simple Example : Generate a Sine Wave

## Sine Wave Generator

*Amplitude  
Frequency*

*Offset  
Phase*




**We will show how we may easily adapt NAPA to address a specific user concern.**



# Preferred Environment : Windows 10, 64 bits

(shortcut (Napa Vineyard - mini))



Preferred  
IDE



# First Contact with NAPA

Generate a sine wave, frequency 12.3456 kHz, offset 1.0V, amplitude 2.0V (pk)

Crimson Editor - [C:\Simulate\_User\Papier\sine.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap

1 ¶  
2 title "sine"¶  
3 ¶  
4 header <napatool.hdr>¶  
5 ¶  
6 fs 1.0e6¶  
7 ¶  
8 node (s) sine 1.0 2.0 12345.6 0.0¶  
9 ¶  
10 terminate LOOP\_INDEX >= 1000000000¶  
11 ¶  
12 ¶


NAPA netlist

Ready Ln 19, Ch 17 21 ASCII, DOS READ REC COL DVF

Tips : to compile and execute, i.e to simulate, press 'Alt R' from the NAPA netlist



# NAPA is a Cycle-Based Simulator Writer



Flow compiled **before execution**

Crystal clear flow


DATA Domain !  
Control Domain ?

Mixed Signal  
Data Processing

FFT friendly  
Hazard free  
Cycle accurate by construction  
Very fast

Static loops detected and rejected

# NAPA File Structure and Work Flow





Crimson Editor - [C:\Simulate\_User\Papier\sine.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap

W REC

```
1 title "sine"
2
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 node (s) sine 1.0 2.0 12345.6 0.0
9
10 terminate LOOP_INDEX >= 1000000000
11
12
```

Ln 19, Ch 17 | 21 | ASCII, DOS | READ REC COL DVF

NAPA compilation

file "sine.c"

```
...
    napa_abs_loop = 0.0L;

    do {
        napa_abs_time = napa_abs_loop * 1.000000000000000e-006L;

        d_node_s = 1.0 + (2.0) *
            ((R_TYPE) sinl(77569.692528316305093483152L * napa_abs_time));

        napa_abs_loop++;
    } while (!TERMINATE);
    ...
}
```

**ANSI-C code**

*Tips : toggle to the ANSI-C code, press 'Alt T' from the NAPA netlist*



```
Administrateur : NAPA Compile and Run: Source File *** sine.nap *... - X

[sine] **** MAC Preprocessor Running ****
[sine] **** NAPA Lister Running ****
[sine] **** GCC Compiler Running ****
[sine] **** User's Simulator Running ****

**** sine

**** Normal Termination ****

**** Random Seed [I] : 691480581 ****
**** Output Tag [O] : 733520036 ****
**** NAPA Compiler : v3.01b for Win64 ****
**** Main Netlist : sine.tmp ****
**** Simulator Index : 10000000000 ****
**** Simulation Time : 1.00000 ks ****

**** Input/Output : [ 0] ****
**** -> sine.log

**** Stopwatch : H00:M00:S58.895 ****

**** LOG File Ready : sine.log ****

[sine]


Press Enter to continue . . .


```

The simulation running on the screen

Preprocess  
NAPA Compile  
C Compile  
Binary Execution

1 billion cycles  
in 59 seconds





# Obviously too SLOW !!!!

Not happy with the current offer ?

We will implement a few ideas to speed up  
the generation of the sine wave.

*test*

In fact, it is a good opportunity to show how to ~~taste~~ NAPA ...



# [ Mathematics Do Help ]



A sine wave is more than a set of sines, it is a sequence of sines where each sine value is correlated to the previous ones. It is therefore possible to take profit of this quality.

We will use a **RESONATOR** to produce the sine wave and saves a precious computation time.

The resonator is implemented as a **2-pole filter** described by the following **difference equation**

$$X_n = (k * X_{n-1}) - X_{n-2}$$

with  $k = 2.0 * \cos(2\pi f_{sinewave} / f_{sampling})$

To start the oscillator, i.e. to set properly the initial conditions of the difference equation, we will set-up the initial conditions :

$$X_{n-1} = \sin(\text{phase})$$


$$X_{n-2} = \sin(\text{phase} - (2\pi f_{sinewave} / f_{sampling}))$$



# The Second Order Resonator


Sine wave frequency, sine wave phase and sampling frequency

parameter k  
initial values for  $x_1$ ,  $x_2$





# A Direct Description in a NAPA Netlist



Crimson Editor - [C:\Simulate\_User\Papier\resonator.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap sine.nap

```
1 title "resonator"
2
3 header <napatool.hdr>
4
5 fs 1.0e6
6
7 dvar k 2.0 * cos(_2pi_*(12345.6 / FSL))
8
9 node x0 wsum k x1 -1.0 x2
10 node x1 delay x0
11 node x2 delay x1
12 node s poly 2.0 1.0 x1
13
14 declare (analog) x0 x1 x2
15
16 init x0 sin(0.0)
17 init x1 sin(0.0 - (_2pi_*(12345.6 / FSL)))
18
19 terminate LOOP_INDEX >= 1000000000
```



# A Description Using a NAPA Cell



## Crimson Editor - [C:\Simulate\_User\Papier\resonator.net]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap

```
1 cell interface $out $off $ampl $freq $phase¶
2 ¶
3 dvar      $k 2.0 * cos(_2pi_*($freq / FSL))¶
4 ¶
5 declare (analog)      $x0¶
6 ¶
7 node      $x0 wsum      $k $x1 -1.0 $x2¶
8 node      $x1 delay      $x0¶
9 node      $x2 delay      $x1¶
10 ¶
11 node      $out poly      $ampl $off $x1¶
12 ¶
13 init      $x1 sin($phase)¶
14 init      $x2 sin($phase - (_2pi_*($freq / FSL)))¶
15 ¶
```

Ready

Ln 16, Ch 1

16

ASCII, DOS

READ

REC

COL

DVF

```
1 ¶
2 header <napatool.hdr>¶
3 ¶
4 title "cell"¶
5 ¶
6 fs 1.0e6¶
7 ¶
8 node s cell sr "resonator.net" 1.0 2.0 12345.6 0.0¶
9 ¶
10 terminate LOOP_INDEX >= 1000000000¶
11 ¶
12 ¶
13 ¶
14 ¶
15 ¶
```

Ready

Ln 8, Ch 1

16

ASCII, DOS

READ

REC

COL

DVF



# The NAPA compiler expands the cells, flattening the hierarchy.

Tips : to get an insider view  
of the flattening process,

press 'Alt E' from the NAPA netlist

The screenshot shows a window titled "Crimson Editor - [C:\Simulate\_User\Papier\cell.exp]". The menu bar includes File, Edit, Search, View, Document, Project, Tools, Macros, Window, and Help. The toolbar has various icons for file operations. The code editor displays a netlist for a resonator cell. A brace on the left side groups several lines of code related to node declarations and initial conditions. The code includes directives like "#\*\* \*\*\*\*\* EXPANSION OF FILE cell.tmp START \*\*\*\*", "header <napatool.hdr>", "title "cell"";, "fs 1.0e6", and "dvar sr\_k 2.0 \* cos(\_2pi\_\*(12345.6 / FSL))". It also contains declarations for analog nodes (sr\_x0, sr\_x1, sr\_x2) and a polynomial (s\_poly), along with initial values for sr\_x1 and sr\_x2. The code concludes with a "terminate LOOP\_INDEX >= 1000000000" statement and ends with "#\*\* \*\*\*\*\* EXPANSION OF FILE cell.tmp END \*\*\*\*". The status bar at the bottom shows "Ready", "Ln 9, Ch 9", "29", "ASCII, DOS", "READ REC COL DVF".

```
1 #** ***** EXPANSION OF FILE cell.tmp *****
2 ¶
3 header <napatool.hdr>¶
4 ¶
5 title "cell"¶
6 ¶
7 fs 1.0e6¶
8 ¶
9 #* >> node s cell sr "resonator.net" 1.0 2.0 12345.6 0.0¶
10 ¶
11 dvar sr_k 2.0 * cos(_2pi_*(12345.6 / FSL))¶
12 ¶
13 declare (analog) sr_x0¶
14 ¶
15 node sr_x0 wsum sr_k sr_x1 -1.0 sr_x2¶
16 node sr_x1 delay sr_x0¶
17 node sr_x2 delay sr_x1¶
18 node s_poly 2.0 1.0 sr_x1¶
19 ¶
20 init sr_x1 sin(0.0)¶
21 init sr_x2 sin(0.0 - (_2pi_*(12345.6 / FSL)))¶
22 ¶
23 #* <<¶
24 ¶
25 terminate LOOP_INDEX >= 1000000000¶
26 ¶
27 #** ***** EXPANSION OF FILE cell.tmp *****
28 ¶
29
```



# The NAPA compiler expands the cells, flattening the hierarchy.

Tips : to get a cross reference of the NAPA netlist,

press 'Alt X' from the NAPA netlist

The screenshot shows a window titled "Crimson Editor - [C:\Simulate\_User\Papier\cell.lst]" containing a NAPA netlist. The code is color-coded: blue for comments, red for section headers, and green for variable names. The netlist includes sections for cross-references, file lists, header sampling information, node lists, variable declarations, and termination. The interface has a menu bar (File, Edit, Search, View, Document, Project, Tools, Macros, Window, Help) and a toolbar with various icons.

```
1 /* ***** CROSS REFERENCE for cell.tmp *****/
2
3 List of Files
4 A. -> "cell.tmp"
5 B. -> "resonator.net"
6
7 ****
8
9 List of Headers
10 A.2 <- /Simulate/Napados/Hdr/napatool.hdr
11
12 Sampling Information
13 A.6 <- [ main sampling frequency ]
14
15 List of Nodes
16 A.8 B.11 <- s
17 A.8 B.7 <- sr_x0
18 A.8 B.8 <- sr_x1
19 A.8 B.9 <- sr_x2
20
21 List of Variables
22 A.8 B.3 <- sr_k
23 A.8 B.13 <- [ init ]
24 A.8 B.14 <- [ init ]
25
26 List of Declarations
27 A.8 B.5 <- sr_x0
28
29 Terminate
30 A.10 <- [ terminate ]
31
32 ***** CROSS REFERENCE for cell.tmp *****
33
```



# A Description Using a NAPA Primitive

*(in fact, this solution is so attractive that it is now a built-in primitive)*



Crimson Editor - [C:\Simulate\_User\Papier\sine.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap

```
1
2 title "sine"
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 node (s) sine 1.0 2.0 12345.6 0.0
9
10 terminate LOOP_INDEX >= 1000000000
11
12
```

Ready Ln 19, Ch 17 | 21 | ASCII, DOS | READ REC COL DVF

*NAPA Built-in Sine*

Crimson Editor - [C:\Simulate\_User\Papier\osc.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap osc.nap

```
1
2 title "osc"
3 header <napatool.hdr>
4
5 fs 1.0e6
6
7 node (s) osc 1.0 2.0 12345.6 0.0
8
9 terminate LOOP_INDEX >= 1000000000
10
11
12
```

Ready Ln 13, Ch 1 | 16 | ASCII, DOS | READ REC COL DVF

*NAPA Built-in Resonator*



Crimson Editor - [C:\Simulate\_User\Papier\osc.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap osc.nap

```
1 title "osc"
2 header <napatool.hdr>
3
4 fs 1.0e6
5
6
7 node (s) osc 1.0 2.0 12345.6 0.0
8
9 terminate LOOP_INDEX >= 1000000000
10
11
```

## NAPA compilation

file "osc.c"

```
...
    h_node_s_factor = 2.0L * cosl(_2PI_*12345.6L/((H_PREC) FSL));
    h_node_s_osc0 = 0.0L;
    h_node_s_osc1 = -sinl(_2PI_*12345.6L/((H_PREC) FSL));
    h_node_s_osc2 = 0.0L;
    ...
    napa_abs_loop = 0.0L;
    do {
        napa_abs_time = napa_abs_loop * 1.0e-6L;

        h_node_s_osc2 = h_node_s_osc1;
        h_node_s_osc1 = h_node_s_osc0;
        h_node_s_osc0 = (h_node_s_factor * h_node_s_osc1) - h_node_s_osc2;
        d_node_s = 2.0 * ((R_TYPE) h_node_s_osc1);
        d_node_s += 1.0;

        napa_abs_loop++;
    } while(!TERMFLAG)
    The resonator itself is implemented with long double float (16 bytes) to get the best precision.
    Output is a double float.
```



# A Description Using a NAPA User Function [\*]

[\*] *A function you can write yourself in ANSI-C*



Crimson Editor - [C:\Simulate\_User\Papier\func.nap]

File Edit Search Document Project Tools Macros Window Help

func.nap

```
1 ¶
2 title "function resonator"¶
3 ¶
4 header <napatool.hdr>¶
5 header "/Simulate/Napados/Hdr/Activation/resonator.hdr"¶
6 ¶
7 fs 1.0e6¶
8 ¶
9 node (s) duser resonator 1.0 2.0 12345.6 0.0¶
10 ¶
11 terminate LOOP_INDEX >= 1000000000¶
12 ¶
```

Ready Ln 17, Ch 1 17 ASCII, DOS READ REC

'header' triggers the inclusion of C code in the simulator

file "/Simulate/Napados/Hdr/Activation/resonator.hdr"

A set of C user functions in appropriate NAPA wrappers

```
check_duser_resonator_04(a,b,c,d,e)
reset_duser_resonator_04(a,b,c,d,e)
init_duser_resonator_04(a,b,c,d,e)
close_duser_resonator_04(a,b,c,d,e)
duser_resonator_04(a,b,c,d,e)
```



Crimson Editor - [C:\Simulate\_User\Papier\func.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap func.nap resonator.hdr

```
1 title "function resonator"
2
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 node (s) duser resonator 1.0 2.0 12345.6 0.0
9
10 terminate LOOP_INDEX >= 1000000000
11
12 ping
```

NAPA compilation

file "func.c"

```
#define COMPILE_duser_resonator_1 Number of instances in netlist
...
#include "/Simulate/Napados/Hdr/napatool.hdr" Instance ID
...
check_duser_resonator_04(1.0,2.0,12345.6,0.0, 0);
init_duser_resonator_04(1.0,2.0,12345.6,0.0, 0);
...
do {
    napa_abs_time = napa_abs_loop * 1.0e-0L;
    d_node_s = duser_resonator_04(1.0,2.0,12345.6,0.0, 0);
    napa_abs_loop++;
} while (!TERMINATE);
...
close_duser_resonator_04(1.0,2.0,12345.6,0.0, 0);
...
```



Crimson Editor - [C:\Simulate\_User\Papier\func.nap]

File Edit Search View Document Project Tools Macros Window Help

resonator.nap resonator.net cell.nap sine.nap func.nap resonator.hdr

1 ¶  
2 title "function resonator" ¶  
3 ¶  
4 header <napatool.hdr> ¶  
5 ¶  
6 fs 1.0e6 ¶  
7 ¶  
8 node (s) duser resonator 1.0 2.0 12345.6 0.0 ¶  
9 ¶  
10 terminate LOOP\_INDEX >= 1000000000 ¶  
11 ¶  
12 ping ¶  
13 ¶

Ready Ln 16, Ch 1 16 ASCII, DOS READ REC COL DVF

*Built\_in automatic method  
to locate the function using  
a table*

*In a file included in "/Simulate/Napados/Hdr/napatool.hdr"*

```
...  
#ifdef COMPILE_duser_resonator  
# include "/Simulate/Napados/hdr/Activation/resonator.hdr"  
#endif  
...
```

*file "/Simulate/Napados/Hdr/Activation/resonator.hdr"*

```
check_duser_resonator_04(a,b,c,d,e) ...  
reset_duser_resonator_04(a,b,c,d,e) ...  
init_duser_resonator_04(a,b,c,d,e) ...  
close_duser_resonator_04(a,b,c,d,e) ...  
duser_resonator_04(a,b,c,d,e) ...
```



# We aimed to get speed, didn't we ?



Crimson Editor - [C:\Simulate\_User\Papier\osc.nap]

```
File Edit Search View Document Project Tools Macros Window Help
resonator.nap resonator.net cell.nap sine.nap osc.nap
1
2 title "osc"
3 header <napatool.hdr>
4
5 fs 1.0e6
6
7 node (s) osc 1.0 2.0 12345.6 0.0
8
9 terminate LOOP_INDEX >= 10000000000
10
11
```

Run Simulation

Administrator : NAPA Compile and Run: Source File \*\*\* osc.nap \*\*\*

```
[osc] ***** MAC Preprocessor Running *****
[osc] ***** NAPA Lister Running *****
[osc] ***** GCC Compiler Running *****
[osc] ***** User's Simulator Running *****

***** osc

***** Normal Termination

***** Random Seed [I] : 691480847 *****
***** Output Tag [O] : 918813764 *****
***** NAPA Compiler : U3.01b for Win64 *****
***** Main Netlist : osc.tmp *****
***** Simulator Index : 10000000000 *****
***** Simulation Time : 1.00000 ks *****
***** Input/Output : [ O ] *****
-> osc.log

***** Stopwatch : H00:M00:S04.679 *****
***** LOG File Ready : osc.log *****

[osc]

Press Enter to continue . . .
```

1 billion clock cycles ...

... in 4.7 seconds



Crimson Editor - [C:\Simulate\_Examples\TNAPA\_Running\_Teaser\osc.nap]

File Edit Search View Document Project Tools Macros Window Help

osc.nap

```
1
2 title "osc"
3 header <napatool.hdr>
4
5 fs 1.0e6
6
7 node (s) osc 1.0 2.0 12345.6 0.0
8
9 terminate LOOP_INDEX >= 10000000000
10
11
```

Ready

Run Simulation

Administrator : NAPA Compile and Run: Source File \*\*\* osc.nap \*\*\*

```
[osc] ***** MAC Preprocessor Running *****
[osc] ***** NAPA Compiler Running *****
[osc] ***** GCC Compiler Running *****
[osc] ***** Ad Hoc Simulator Running *****
```

\*\*\*\*\* osc

1 TRILLION clock cycles ...


\*\*\*\*\* Normal Termination

\*\*\*\*\* Random Seed [I] : 691583622 \*\*\*\*\*
\*\*\*\*\* Output Tag [0] : 326537381 \*\*\*\*\*
\*\*\*\*\* NAPA Compiler : v3.01b for Win64 \*\*\*\*\*
\*\*\*\*\* Main Netlist : osc.tmp \*\*\*\*\*
\*\*\*\*\* Simulator Index : 10000000000000 \*\*\*\*\*
\*\*\*\*\* Simulation Time : 1.00000 Ms \*\*\*\*\*
\*\*\*\*\* Input/Output : [ 0 ] \*\*\*\*\*
\*\*\*\*\* -> osc.log

\*\*\*\*\* Stopwatch : H01:M06:S52.608 \*\*\*\*\*
\*\*\*\*\* LOG File Ready : osc.log \*\*\*\*\*

[osc]

Press Enter to continue . . . in 1 hour and 7 minutes





Cool...

But we do not want to  
lose precision, do we ?



```

1
2 title      "output"
3
4 header    <napatool.hdr>
5
6 fs        1.0e6
7
8 dvar freq  12345.6789
9 dvar per   1.0 / freq
10 dvar ph   rand_uniform(0.0, _2pi_)
11
12 dvar k    10.0e6           // 10 millions of periods of sinewave
13
14 dvar t1   TIME >= ( k      * per) &update
15 dvar t2   TIME >  ((k+1.0) * per) &update
16
17 event prt  t1 && !t2
18
19 node out1 osc  1.0 2.0 freq ph
20 node out2 sine 1.0 2.0 freq ph
21 node err  sum  out1 -out2
22
23 output stdout  out1(_Volt) out2(_Volt) err(n_Volt) when prt
24
25 terminate t2
26
27 ping

```

## Sanity Check



Tips :

'dvar' and 'ivar' are constant unless updated.

'event' is automatically updated.



Time domain simulation, output through "stdout"



```
...  
napa_abs_loop = 0L ;
```

```
d_var_freq = 12345.6;  
d_var_per = 1.0/d_var_freq;  
d_var_ph = rand_uniform(0.0,_2pi_);  
d_var_k = 10.0e6;  
d_var_t1 = TIME>=(d_var_k*d_var_per);  
d_var_t2 = TIME>((d_var_k+1.0)*d_var_per);  
i_var_prt = (I_TYPE)(d_var_t1&&!d_var_t2);  
  
h_node_out1_factor = 2.0L * cosl(_2PI_*d_var_freq/((H_PREC) FSL));  
h_node_out1_osc0 = sinl(d_var_ph);  
h_node_out1_osc1 = sinl(d_var_ph - (_2PI_*d_var_freq/((H_PREC) FSL)));  
h_node_out1_osc2 = 0.0L;
```

```
do {
```

```
    napa_abs_time = napa_abs_loop * 1.0e-6L;
```

```
    d_var_t1 = TIME>=(d_var_k*d_var_per);  
    d_var_t2 = TIME>((d_var_k+1.0)*d_var_per);  
    i_var_prt = (I_TYPE)(d_var_t1&&!d_var_t2);
```

```
    h_node_out1_osc2 = h_node_out1_osc1;  
    h_node_out1_osc1 = h_node_out1_osc0;  
    h_node_out1_osc0 = (h_node_out1_factor * h_node_out1_osc1) - h_node_out1_osc2;  
    d_node_out1 = 2.0 * ((R_TYPE) h_node_out1_osc1);  
    d_node_out1 += 1.0;  
    d_node_out2 = 1.0 + (2.0) * ((R_TYPE) sinl(_2PI_* ((H_PREC) d_var_freq) * napa_abs_time + (d_var_ph)));  
    d_node_err = (d_node_out1) + (-d_node_out2);
```

```
    if (i_var_prt) {  
        fprintf(napa_fp_0, " % .12e % .12e % .12e\n", d_node_out1, d_node_out2, d_node_err*1.0e9);  
    }
```

```
    napa_abs_loop++;
```

```
} while ( ! TERMINATE );
```

```
...
```

1. INITIALIZE SIMULATION
2. INITIALIZE VARIABLES
3. INITIALIZE NODES

## LOOP

1. VARIABLE UPDATE
2. NODE UPDATE
3. TIME DOMAIN OUPUT



Administrator : NAPA Compile and Run: Source File \*\*\* output.nap \*\*\*

```
[output] **** MAC Preprocessor Running ****  
[output] **** NAPA Simulator Running ****  
[output] **** GCC Compiler Running ****  
[output] **** User's Simulator Running ****
```

NAPA Ping Information : 'rand\_uniform()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

\*\*\*\* output

\*\*\*\* Normal Termination

```
**** Random Seed [1] : 691489775  
**** Output Tag [0] : 6320647  
**** NAPA Compiler : V3.01b for Win64  
**** Main Netlist : output.tmp  
**** Simulator Index : 810005267  
**** Simulation Time : 810.005 s  
**** Input/Output : [ 0 ]  
**** -> stdout  
**** Stopwatch : H00:M03:S36.659
```

[output]

Press Enter to continue . . .

*Output redirected from "stdout"*

Crimson Editor - [C:\Simulate\_Examples\NAPA\_Running\_Examples\TEASER\output.out]

File Edit Search View Document Project Tools Macros Window Help

output.nap output.out

```
1 # output¶  
2 # (time domain output )¶  
3 # (compiler version ) NAPA V3.01b for Win64¶  
4 # (source file ) output.tmp¶  
5 # (random seed ) 691489775¶  
6 # (output sampling rate) 1.00000 MHz, controlled by ' prt '¶  
7 # (number of columns ) 4¶  
8 #¶  
9 #¶  
10 #¶  
11 #¶  
12 #¶  
13 #¶  
14 # Mon Oct 28 17:59:11 2013 by Anonymous User¶  
15 # absolute_time(s) out1(Volt) out2(Volt) err(nVolt)¶  
16 8.10005185000000e+002 -3.569025055136e-001 -3.569025057639e-001 2.503275364774e-001¶  
17 8.10005186000000e+002 -4.666804491544e-001 -4.666804493837e-001 2.293178980040e-001¶  
18 8.10005187000000e+002 -5.676377168469e-001 -5.676377170588e-001 2.118389907935e-001¶  
19 8.10005188000000e+002 -6.591671474722e-001 -6.591671476607e-001 1.885576139671e-001¶  
20 8.10005189000000e+002 -7.407182793070e-001 -7.407182794751e-001 1.681674799414e-001¶  
21 8.10005190000000e+002 -8.118006605235e-001 -8.118006606667e-001 1.431679219621e-001¶  
22 8.10005191000000e+002 -8.719867987865e-001 -8.719867989069e-001 1.203519506277e-001¶  
23 8.10005192000000e+002 -9.209147322095e-001 -9.209147323037e-001 9.423017921506e-002¶  
24 8.10005193000000e+002 -9.582902062084e-001 -9.582902062765e-001 6.805445096347e-002¶  
25 8.10005194000000e+002 -9.838884431606e-001 -9.838884432035e-001 4.291367261544e-002¶  
26 8.10005195000000e+002 -9.975554942266e-001 -9.975554942432e-001 1.656585979504e-002¶  
27 8.10005196000000e+002 -9.992091652048e-001 -9.992091651953e-001 -9.553469126899e-003¶  
28 8.10005197000000e+002 -9.888395108505e-001 -9.888395108151e-001 -3.544120552590e-002¶
```

Ready Ln 1, Ch 1 | 99 | ASCII, DOS | READ | REC | COL | OVR



gnuplot

File Plot Expressions Functions General Axes Chart Styles 3D Help

Current Working Directory is: C:\Simulate\_Teaser\TEASER

\*\*\*\*\* Welcome to Gnuplot 4.63 Profiled for Napa !

<ChDir> ..... Change working directory

```
<Select&Draw> ..... Select and Draw the data  
<Draw> ..... Draw what was saved with <Save>  
<Save> ..... Save Plot
```

[Replot](#)

```
<Xlin> ..... Get a linear scale on X axis  
<Xlog> ..... Get a logarithmic scale on X axis  
<NoScale> ..... Remove all zooming parameters
```

<Save Profile> .... Save user's profile  
<Load Profile> .... Load user's profile

NB: last selection, if any, is saved in ' my last gnuplot.plt'

\* \* \* \*

```
Terminal type set to 'windows'  
gnuplot>
```

*Tips : to start Gnuplot,  
press 'Alt G' from any file  
related to simulation*

```
Administrator : *** Prepare Plot for Gnuplot ***

Y
.
.
.
**** PLOT 2D ****
.
.
.
X

Column 1: absolute_time(s)
Column 2: out1(Volt)
Column 3: out2(Volt)
Column 4: err(nVolt)

Enter X and Y (or 'q'):

-> 1 2

Column 1: absolute_time(s)
Column 2: out1(Volt)
Column 3: out2(Volt)
Column 4: err(nVolt)

Enter X and Y (or 'q'):

-> 1 3

Column 1: absolute_time(s)
Column 2: out1(Volt)
Column 3: out2(Volt)
Column 4: err(nVolt)

Enter X and Y (or 'q'):

-> 1 4

Column 1: absolute_time(s)
Column 2: out1(Volt)
Column 3: out2(Volt)
Column 4: err(nVolt)

Enter X and Y (or 'q'):

-> q
```

# Time Domain Output, 2D Plot



Absolute error between 'sine' and 'osc' < 0.3 nV  
after 810 millions simulation steps



We are now ready to use  
the NAPA smart tools !

Crimson Editor - [C:\Simulate\_User\Papier\fft.nap]

File Edit Search View Document Project Tools Macros Window Help

fft.nap

```

1 title "#n FFT"
2 header <napatool.hdr>
3
4 fs 1.0e6
5
6 dvar freq 12345.6
7 dvar ph rand_uniform(0.0, _2pi_)
8
9 node out osc 1.0 2.0 freq ph
10
11 ivar n 4
12 ivar npts1 POWEROF2(18)
13 ivar npts2 100000000
14
15 dvar bw 100.0e6
16
17 tool fft "ffts.out" out 1.0 bw npts1
18 tool synchro npts2
19
20 directive WINDOW BLACKMAN_HARRIS_7
21
22 terminate TOOL_INDEX >= n
23
24 ping
25 debug TOOL

```

Ready Ln 29, Ch 1 29 ASCII, DOS READ REC COL V

2 tools automatically synchronised



Tips : 'tool' is a contraction of a regular node syntax: 'node void itool' and is therefore processed as a node



Tips : 'directive' introduces a macro definition in the C code allowing the preprocessor to configure/extend the simulator. Here a FFT windowing function is selected to replace the default.

Analysis : 4 FFT of  $2^{18}$  samples, made every  $10^8$  samples



# How the Smart Tool Synchronization Is Working ?



Tool is a user defined function with a synchronization mechanism automatically hooked to the simulator.

A simple **state machine** is implemented in tools with 3 main states: 'start', 'run', 'wait',

Tasks are numbered. Tools are asked by the simulator to perform a task.  
Tools are in waiting state until the simulator is sending a message '**start**'.

All tools start their own task. The output of the tool is the status of its work.  
The simulator collects these status at the end of each simulation cycle.

The simulation continues until all tools have completed the specified task.  
A tool having accomplished its task stops and is in '**wait**' state.

When all tools have accomplished their task, the simulator sends a message to all of them to start the next task.


Variable '**napa\_tool\_index**' handled by the simulator counts the number of tasks already completed and is often used to control the end of the simulation.

( Note : Macro '**TOOL\_INDEX**' is the image of '**napa\_tool\_index**' )

FFT  $2^{18}$  points




tool 1



Count until  $10^8$

tool 2



do task 1 !

do task 2 !

do task 3 !

do task 4 !

0

1

2

3

4

'napa\_tool\_index'

$0 \geq 4 ? \text{NO}$

$1 \geq 4 ? \text{NO}$

$2 \geq 4 ? \text{NO}$

$3 \geq 4 ? \text{NO}$

$4 \geq 4 ? \text{END}$



file "fft.c"

```
...
do {
    napa_rel_time = napa_rel_loop * 1.0e-6L;
    napa_abs_time = napa_abs_loop * 1.0e-6L;

    h_node_out_osc2 = h_node_out_osc1;
    h_node_out_osc1 = h_node_out_osc0;
    h_node_out_osc0 = (h_node_out_factor * h_node_out_osc1) - h_node_out_osc2;
    d_node_out = 2.0 * ((R_TYPE) h_node_out_osc1);
    d_node_out += 1.0;

    napa_msg = &(napa_mailbox[0]);
    napa_msg->o = napa_packet;
    i_node_void0 = itool_fft_05("ffts.out", d_node_out, 1.0, d_var_bw, i_var_npts1, 0);

    napa_msg = &(napa_mailbox[1]);
    napa_msg->o = napa_packet;
    i_node_void1 = itool_synchro_01(i_var_npts2, 0);

    if ((napa_mailbox[0].o >= napa_packet) && (napa_mailbox[1].o >= napa_packet)) {
        napa_rel_loop = -1.0L;
        napa_tool_index = napa_packet;
        napa_mailbox[0].i = START;
        napa_mailbox[1].i = START;
        napa_packet++;
    }
    napa_rel_loop++;
    napa_abs_loop++;

} while (!TERMINATE);
```

The simulator prefills  
the individual mailbox output

The simulator prefills  
the individual mailbox output

The simulator tests the content  
of the mailboxes output which  
contains the answer of the tools  
and reacts accordingly

The macro 'TERMINATE' checks 'napa\_tool\_index'



Administrator : NAPA Compile and Run: Source File \*\*\* fft.nap \*\*\*

[fft] \*\*\*\* MAC Preprocessor Running \*\*\*\*  
[fft] \*\*\*\* NAPA Simulator Running \*\*\*\*  
[fft] \*\*\*\* GCC Compiler Running \*\*\*\*  
[fft] \*\*\*\* User's Simulator Running \*\*\*\*

NAPA Ping Information : 'itool\_fft()' from file "/Simulate/NapaDos/Hdr/Tool/fft1.hdr"  
NAPA Ping Information : 'itool\_synchro()' from file "/Simulate/NapaDos/Hdr/Tool/synchro.hdr"  
NAPA Ping Information : 'rand\_uniform()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

\*\*\*\* 4 FFT

NAPA Tools Information: < fft[0]> Collect # 000.000 <- 0  
NAPA Tools Information: < synchro[0]> Collect # 000.000 <- 0  
NAPA Tools Information: < fft[0]> Process # 000 <- 262143  
NAPA Tools Information: < fft[0]> End # 000 <- 262143  
NAPA Tools Information: < synchro[0]> Process # 000 <- 99999999  
NAPA Tools Information: < fft[0]> Collect # 001.000 <- 100000000  
NAPA Tools Information: < synchro[0]> Collect # 001.000 <- 100000000  
NAPA Tools Information: < fft[0]> Process # 001 <- 100262143  
NAPA Tools Information: < fft[0]> End # 001 <- 100262143  
NAPA Tools Information: < synchro[0]> Process # 001 <- 199999999  
NAPA Tools Information: < fft[0]> Collect # 002.000 <- 200000000  
NAPA Tools Information: < synchro[0]> Collect # 002.000 <- 200000000  
NAPA Tools Information: < fft[0]> Process # 002 <- 200262143  
NAPA Tools Information: < fft[0]> End # 002 <- 200262143  
NAPA Tools Information: < synchro[0]> Process # 002 <- 299999999  
NAPA Tools Information: < fft[0]> Collect # 003.000 <- 300000000  
NAPA Tools Information: < synchro[0]> Collect # 003.000 <- 300000000  
NAPA Tools Information: < fft[0]> Process # 003 <- 300262143  
NAPA Tools Information: < fft[0]> End # 003 <- 300262143  
NAPA Tools Information: < synchro[0]> Process # 003 <- 399999999

\*\*\*\* Normal Termination \*\*\*\*

\*\*\*\* Random Seed [1] : 691491127 \*\*\*\*  
\*\*\*\* Output Tag [0] : 489371191 \*\*\*\*  
  
\*\*\*\* NAPA Compiler : v3.01b for Win64 \*\*\*\*  
\*\*\*\* Main Netlist : fft.tmp \*\*\*\*  
\*\*\*\* Simulator Index : 400000000 \*\*\*\*  
\*\*\*\* Simulation Time : 400.000 s \*\*\*\*  
  
\*\*\*\* Input/Output : \*\*\*\*  
\*\*\*\* -> ffts.out [ 0 ] \*\*\*\*  
  
\*\*\*\* Stopwatch : H00:M00:S17.623 \*\*\*\*

FFT 1

FFT 2

FFT 3

FFT 4

400 millions cycles,  
RMS of 4 256k points FFT,  
in less than 18 seconds



Administrateur : \*\*\* Prepare Plot for Gnuplot \*\*\*

Z  
.  
.  
.  
.....X  
Do you want a PLOT 3D ?:  
PARM

[y/n] -> y

Z  
.  
.  
.....X

\*\*\* PLOT 3D \*\*\*

PARM

Column 1: packet  
Column 2: frequency(Hz)  
Column 3: mag(dB)  
Column 4: max?

Enter the PARAMETER for the 3D Plot:

-> 1

\*\*\*\*\*

Column 1: packet << PARAMETER  
Column 2: frequency(Hz)  
Column 3: mag(dB)  
Column 4: max?

Enter X and Z (or 'q'):

-> 2 3

Column 1: packet  
Column 2: frequency(Hz)  
Column 3: mag(dB)  
Column 4: max?


Enter X and Z (or 'q'):

-> q


## 3D Plot



# Frequency Domain Output, 3D Plot



# Now a Realistic Example



```
C:\Simulate_User\Papier\fir5.tap
1 ## Digital Filter
2 #!
3 0 0
4 1 -1
5 2 0
6 3 5
7 4 7
8 5 -3
9 6 -17
10 7 -12
11 8 25
12 9 76
13 10 100
14 11 76
15 12 25
16 13 -12
17 14 -17
18 15 -3
19 16 7
20 17 5
21 18 0
22 19 -1
23 20 0
```

Taps  $h[i]$


Digital Folded FIR



```

1
2 title "Transfer function of a symmetrical FIR"
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 directive REPEAT 10
9
10 ivar npts POWEROF2(16)
11
12 node in cell rclk <Noise/rclock.net> 0.50
13
14 node out generator sf11 <fir> "~/fir5.tap" in
15
16 tool tf "transfer_function.out" in 1 out 1 npts
17
18 terminate TOOL_INDEX >= 1
19
20 ping

```



Ready Ln 23, Ch 1 23

On the fly cell generation  
using a file containing the taps

0.7 second

```

ca. Administrateur : NAPA Compile and Run: Source File *** tf.nap ***
[tf] **** MAC Preprocessor Running ****
[tf] **** NAPA Simulator Running ****
NAPA Compilation Time Information: <generator>
Generating cell file <./sf11_0.gen> through system call:
'\\Simulate\\NapaDos\\Gen\\fir sf11_0.gen fir5.tap in'
[tf] **** GCC Compiler Running ****
[tf] **** User's Simulator Running ****

NAPA Ping Information : 'itool_tf()' from file "/Simulate/NapaDos/Hdr/Tool/fft3.hdr"
NAPA Ping Information : 'rand_bernoulli()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

**** Transfer Function of a Symmetrical FIR

NAPA Tools Information: < tf[0]> Process # 000.009 <- 65535
NAPA Tools Information: < tf[0]> Process # 000.008 <- 131071
NAPA Tools Information: < tf[0]> Process # 000.007 <- 196607
NAPA Tools Information: < tf[0]> Process # 000.006 <- 262143
NAPA Tools Information: < tf[0]> Process # 000.005 <- 327679
NAPA Tools Information: < tf[0]> Process # 000.004 <- 393215
NAPA Tools Information: < tf[0]> Process # 000.003 <- 458751
NAPA Tools Information: < tf[0]> Process # 000.002 <- 524287
NAPA Tools Information: < tf[0]> Process # 000.001 <- 589823
NAPA Tools Information: < tf[0]> Process # 000 <- 655359

**** Normal Termination ****

**** Random Seed [1] : 691491889 ****
**** Output Tag [0] : 291896608 ****
**** NAPA Compiler : U3.01b for Win64 ****
**** Main Netlist : tf.tmp ****
**** Simulator Index : 655360 ****
**** Simulation Time : 655.359 ms ****
**** Input/Output : ****
**** -> transfer_function.out [ 0] ****
**** Stopwatch : H00:M00:S00.721 ****
[tf]

Press Enter to continue . .

```


## Digital FIR Cell generator

## Transfer function

## RMS of FFTs


## *Taps*

## *Cell produced on the fly by generator 'fir'*



```
node out0 generator sf11 <fir> "~/fir5.tap" in
```


## *generator 'fir*





Options ▾

Grid 1

Transfer function of a symmetrical FIR  
Yves Leduc

3088.94, 82.6849



# Step and Impulse Response ?

Crimson Editor - [C:\Simulate\_User\Papier\resp.nap]

File Edit Search View Document Project Tools Macros Window Help

tf.nap resp.nap

```
1
2 title "Step and Impulse Response of a Symmetrical FIR"
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 directive REPEAT 10
9
10 ivar npts POWEROF2(16)
11
12 node in cell rclk <Noise/rclock.net> 0.50
13
14 node out generator sf11 <fir> "~/fir5.tap" in
15
16 tool resp "response.out" in 1 out 1 npts
17
18 terminate TOOL_INDEX >= 1
19
20 ping
```

noise → DUT → resp

Ready Ln 12, Ch 35 23 ASCII, DOS READ REC COL DVF

```
graph LR; noise[noise] --> DUT[DUT]; DUT --> resp[resp]
```



Administrator : NAPA Compile and Run: Source File \*\*\* resp.nap \*\*\*

[resp] \*\*\*\*\* MAC Preprocessor Running \*\*\*\*\*  
 [resp] \*\*\*\*\* NAPA Simulator Running \*\*\*\*\*

NAPA Compilation Time Information: <generator>  
 Generating cell file <./sf11\_0.gen> through system call:  
 '\Simulate\NapaDos\Gen\fir sf11\_0.gen fir5.tap' in'

[resp] \*\*\*\*\* GCC Compiler Running \*\*\*\*\*  
 [resp] \*\*\*\*\* User's Simulator Running \*\*\*\*\*

NAPA Ping Information : 'itool\_resp()' from file "/Simulate/NapaDos\Gen\fir sf11\_0.gen fir5.tap"

#### \*\*\*\*\* Step and Impulse Response of a Symmetrical FIR


NAPA Tools Information: < resp[0]> Process # 000.009 <- 65535  
 NAPA Tools Information: < resp[0]> Process # 000.008 <- 131071  
 NAPA Tools Information: < resp[0]> Process # 000.007 <- 196607  
 NAPA Tools Information: < resp[0]> Process # 000.006 <- 262143  
 NAPA Tools Information: < resp[0]> Process # 000.005 <- 327679  
 NAPA Tools Information: < resp[0]> Process # 000.004 <- 393215  
 NAPA Tools Information: < resp[0]> Process # 000.003 <- 458751  
 NAPA Tools Information: < resp[0]> Process # 000.002 <- 524287  
 NAPA Tools Information: < resp[0]> Process # 000.001 <- 589823  
 NAPA Tools Information: < resp[0]> Process # 000 <- 655359

\*\*\*\*\* Normal Termination

\*\*\*\*\* Random Seed [1] : 691492081 \*\*\*\*\*  
 \*\*\*\*\* Output Tag [0] : 159700008 \*\*\*\*\*  
 \*\*\*\*\* NAPA Compiler : V3.01b for Win64 \*\*\*\*\*  
 \*\*\*\*\* Main Netlist : resp.tmp \*\*\*\*\*  
 \*\*\*\*\* Simulator Index : 655360 \*\*\*\*\*  
 \*\*\*\*\* Simulation Time : 655.359 ms \*\*\*\*\*  
 \*\*\*\*\* Input/Output : \*\*\*\*\*  
 \*\*\*\*\* -> response.out [ 0 ] \*\*\*\*\*  
 \*\*\*\*\* Stopwatch : H00:M00:S00.909 \*\*\*\*\*

[resp]


0.9 second





# Transfer Function with Interpolation ?

*Just curious, **what if** we do not introduce the zeroes for the interpolation ?*



| C:\Simulate_User\Papier\fir5.tap |                   |
|----------------------------------|-------------------|
| 1                                | ## Digital Filter |
| 2                                | #                 |
| 3                                | 0 0               |
| 4                                | 1 -1              |
| 5                                | 2 0               |
| 6                                | 3 5               |
| 7                                | 4 7               |
| 8                                | 5 -3              |
| 9                                | 6 -17             |
| 10                               | 7 -12             |
| 11                               | 8 25              |
| 12                               | 9 76              |
| 13                               | 10 100            |
| 14                               | 11 76             |
| 15                               | 12 25             |
| 16                               | 13 -12            |
| 17                               | 14 -17            |
| 18                               | 15 -3             |
| 19                               | 16 7              |
| 20                               | 17 5              |
| 21                               | 18 0              |
| 22                               | 19 -1             |
| 23                               | 20 0              |

Interpolation

X 7

Digital Folded FIR



Crimson Editor - [C:\Simulate\_Examples\NAPA\_Running\_Teaser\tf2b.nap]

File Edit Search View Document Project Tools Macros Window Help

tf2b.nap

```

1
2 title "Multirate transfer function of a symmetrical FIR"
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 directive REPEAT 10
9
10 ivar npts POWEROF2(16)
11
12 node in cell rclk <Noise/rclock.net> 0.50
13
14 node out generator sf11 <fir> "~/fir5.tap" in
15
16
17 interpolate 7
18
19 tool tf2_i "transfer_function_2_b.out" in 1 npts with in
20 tool tf2_o "transfer_function_2_b.out" out 1 npts
21
22 terminate TOOL_INDEX >= 1
23
24 ping
25 debug SAMPLING DM


```

Ready Ln 27, Ch 1 27 ASCII, DOS READ REC

*10 RMS of FFT's*

*Instructions following 'interpolate 7' are computed at 7X frequency defined by 'fs'*

*Tips : '... with in' relocates the definition of this tool just after the definition of node in, therefore is computed at frequency 'fs'*



Multirate simulation  
Multirate transfer function

— @ 1 MHz  
— @ 7 MHz



Administrator : NAPA Compile and Run: Source File \*\*\* tf2b.nap \*\*\*

[tf2b] \*\*\*\* MAC Preprocessor Running \*\*\*\*  
[tf2b] \*\*\*\* NAPA Simulator Running \*\*\*\*

NAPA Compilation Time Information: <generator>  
Generating cell file <./sf11\_0.gen> through system call:  
'\Simulate\NapaDos\Gen\fir sf11\_0.gen fir5.tap in'

[tf2b] \*\*\*\* GCC Compiler Running \*\*\*\*  
[tf2b] \*\*\*\* User's Simulator Running \*\*\*\*

NAPA Ping Information : 'itool\_tf2\_i()' from file "/Simulate/NapaDos/Hdr/Tool/fft6.hdr"  
NAPA Ping Information : 'itool\_tf2\_o()' from file "/Simulate/NapaDos/Hdr/Tool/fft6.hdr"  
NAPA Ping Information : 'rand\_bernoulli()' from file "/Simulate/NapaDos/Hdr/Function/random.hdr"

\*\*\*\* Multirate transfer function of a symmetrical FIR

NAPA Debug Information: < sampling>  
Fs[ 0] -> 1.00000 MHz  
Fs[ 1] -> 7.00000 MHz

NAPA Tools Information: < tf2[0,0]> Process # 000.009 <- 65535  
NAPA Tools Information: < tf2[0,0]> Process # 000.008 <- 131071  
NAPA Tools Information: < tf2[0,0]> Process # 000.007 <- 196607  
NAPA Tools Information: < tf2[0,0]> Process # 000.006 <- 262143  
NAPA Tools Information: < tf2[0,0]> Process # 000.005 <- 327679  
NAPA Tools Information: < tf2[0,0]> Process # 000.004 <- 393215  
NAPA Tools Information: < tf2[0,0]> Process # 000.003 <- 458751  
NAPA Tools Information: < tf2[0,0]> Process # 000.002 <- 524287  
NAPA Tools Information: < tf2[0,0]> Process # 000.001 <- 589823  
NAPA Tools Information: < tf2[0,0]> Process # 000 <- 655359

\*\*\*\* Normal Termination

\*\*\*\* Random Seed [I] : 691492373 \*\*\*\*  
\*\*\*\* Output Tag [O] : 571870703 \*\*\*\*  
\*\*\*\* NAPA Compiler : v3.01b for Win64 \*\*\*\*  
\*\*\*\* Main Netlist : tf2b.tmp \*\*\*\*  
\*\*\*\* Simulator Loops : 4587520 \*\*\*\*  
\*\*\*\* Simulator Index : 655360 \*\*\*\*  
\*\*\*\* Simulation Time : 655.360 ms \*\*\*\*  
\*\*\*\* Input/Output : \*\*\*\*  
\*\*\*\* -> transfer\_function\_2\_b.out [ O ] \*\*\*\*

\*\*\*\* Stopwatch : H00:M00:S08.692 \*\*\*\*

Automatic Cell Generation

Automatic management  
of the sampling

2x10 RMS of FFT's  
and 1 IFFT


4.6 millions loops

in less than 9 seconds

[tf2b]



# Multirate transfer function





There are much more capabilities than it is described here.

## *Just an example :*

# *a continuous time filter*



File Edit Search View Document Project Tools Macros Window Help

ct\_filter.nap

```

1
2 title "Transfer function of a Continuous Time filter"
3
4 header <napatool.hdr>
5
6 fs 1.0e6
7
8 directive REPEAT 10
9
10 ivar npts POWEROF2(16)
11
12 node in noise 0.0 1.0
13 node out cell rf <Filter/mfb2.net> in 1.0e6 10.0e
14
15 tool tf "transfer_function_ct.out" in 1.0 out 1.
16
17 terminate TOOL_INDEX >= 1
18
19 ping

```

Ready Ln 21, Ch 1 22

Administrateur : NAPA Compile and Run: Source File \*\*\* ct\_filter.nap \*\*\*

```

[ct_filter] **** MAC Preprocessor Running ****
[ct_filter] **** NAPA Simulator Running ****
[ct_filter] **** GCC Compiler Running ****
[ct_filter] **** User's Simulator Running ****

NAPA Ping Information : 'duser_ilt()' from file "/Simulate/NapaDos/Hdr/User/ilt.hdr"
NAPA Ping Information : 'itool_tf()' from file "/Simulate/NapaDos/Hdr/Tool/fft3.hdr"

**** Transfer function of a Continuous Time filter

NAPA Tools Information: < tf[0]> Process # 000.009 <- 65535
NAPA Tools Information: < tf[0]> Process # 000.008 <- 131071
NAPA Tools Information: < tf[0]> Process # 000.007 <- 196607
NAPA Tools Information: < tf[0]> Process # 000.006 <- 262143
NAPA Tools Information: < tf[0]> Process # 000.005 <- 327679
NAPA Tools Information: < tf[0]> Process # 000.004 <- 393215
NAPA Tools Information: < tf[0]> Process # 000.003 <- 458751
NAPA Tools Information: < tf[0]> Process # 000.002 <- 524287
NAPA Tools Information: < tf[0]> Process # 000.001 <- 589823
NAPA Tools Information: < tf[0]> Process # 000 <- 655359

**** Normal Termination ****

**** Random Seed [I] : 691493063 ****
**** Output Tag [O] : 661333592 ****
**** NAPA Compiler : V3.01b for Win64 ****
**** Main Netlist : ct_filter.tmp ****
**** Simulator Index : 655360 ****
**** Simulation Time : 655.359 ms ****
**** Input/Output : ****
**** -> transfer_function_ct.out [ 0 ] ****

**** Stopwatch : H00:M00:S00.326 ****

[ct_filter]

Press Enter to continue . .


```

0.3 second





# Its transfer function





# A few Words about NAPA Error Handling

# NAPA has an Extensive Set of Errors Verifications.



Undetermined loops are detected.

The diagram illustrates the NAPA simulation process. On the left, a code editor window displays a netlist file named 'geb.nap' located at 'C:\Simulate\_User\Papier\geb.nap'. The code defines nodes a, b, c, and d, their connections (a to c, b to c), gains (1 for a, 2 for b), and a static loop involving both. It also specifies output to 'stdout' and termination after 1000 iterations. A large arrow labeled 'Run Simulation' points from the code editor to a command-line window on the right. This window shows the NAPA tool running, identifying a 'static loop' error between nodes c and b. It also notes that NAPA cannot sort the nodes and advises checking for missing or misspelled nodes. Finally, it displays a compilation error message from gmake and prompts the user to press Enter to continue.

```
C:\Simulate_User\Papier\geb.nap
1 title "Undetermined loops"
2 header <napatool.hdr>
3
4 fs 1.0
5
6 node a const 1
7 node b sum a c
8 node c gain 2 b
9 node d sum b c
10
11 output stdout a b c d
12
13 terminate LOOP_INDEX >= 1000

Administrator : NAPA Compile and Run: *** geb.nap ***
[geb] **** MAC Preprocessor Running ****
[geb] **** NAPA Compiler Running ****
NAPA Error: <static loop>
These nodes are involved in one or several static loops:
    -> node c
    -> node b
Your description is not correct. NAPA is not able to sort
the nodes of your netlist. Check for missing or misspelled
nodes, or loops of nodes containing no delay or only delays

***** NAPA Compilation Error(s) *****
gmake: *** [geb.c] Error 1

Press Enter to continue . . .
```



# Type Mismatches, Syntax Errors are Caught at Compilation

A syntax error inside a cell is detected and documented here :

The screenshot illustrates a workflow for catching syntax errors during compilation. On the left, a window shows the top-level netlist file `C:\Simulate_User\Papier\cell.nap`. Line 8 contains the declaration `node s cell sr "resonator.net" 1.0 2.0 12345.6 0.0`, which is highlighted in yellow and circled in blue. On the right, a window titled `Administrateur : NAPA Compile and Run: *** cell...` displays the compilation log. It shows the MAC Preprocessor and NAPA Compiler running, followed by an error message: `NAPA Error: <node>` and `unknown node kind <delya>`. Below this, it says `***** NAPA Compilation Error(s) *****` and `gmake: *** [cell.c] Error 1`. A large arrow points from the 'Run Simulation' button in the top-right corner of the main window towards the error message in the log window.

```
C:\Simulate_User\Papier\cell.nap
1
2 header <napatool.hdr>
3
4 title "cell"
5
6 fs      1.0e6
7
8 node s cell sr "resonator.net" 1.0 2.0 12345.6 0.0
9
10 terminate LOOP INDEX >= 10000000000

C:\Simulate_User\Papier\resonator.net
1 cell interface $out $off $ampl $freq $phase
2
3 dvar $k 2.0 * cos(_2pi_*(freq / FSL))
4
5 declare (analog) $x0
6
7 node $x0 wsum $k $x1 -1.0 $x2
8 node $x1 delay $x0
9 node $x2 delya $x1
10
11 node $out poly $ampl $off $x1
12
13 init $x0 sin($phase)
14 init $x1 sin($phase - (_2pi_*(freq / FSL)))
15

Administrator : NAPA Compile and Run: *** cell...
[cell] **** MAC Preprocessor Running ****
[cell] **** NAPA Compiler Running ****
NAPA Error: <node>
-> at line 8 of main netlist
-> at line 9 of file "resonator.net"

unknown node kind <delya>
? <delay>

***** NAPA Compilation Error(s) *****
gmake: *** [cell.c] Error 1

Press Enter to continue . . .
```



\*\*\*\* Multirate transfer function of a symmetrical FIR

```
NAPA Debug Information: < sampling>
Fs[ 0] -> 1.00000 MHz
Fs[ 1] -> 7.00000 MHz

NAPA Debug Information: < tf2_i> DM allocated 16 bytes <+ 16>
NAPA Debug Information: < tf2_i> DM allocated 48 bytes <+ 32>
NAPA Debug Information: < tf2_i> DM allocated 88 bytes <+ 40>
NAPA Debug Information: < tf2_i> DM allocated 104 bytes <+ 16>
NAPA Debug Information: < tf2_i> DM allocated 128 bytes <+ 24>
NAPA Debug Information: < tf2_i> DM allocated 138 bytes <+ 10>
NAPA Debug Information: < tf2_o> DM allocated 154 bytes <+ 16>
NAPA Debug Information: < tf2_o> DM allocated 186 bytes <+ 32>
NAPA Debug Information: < tf2_o> DM allocated 226 bytes <+ 40>
NAPA Debug Information: < tf2_o> DM allocated 242 bytes <+ 16>
NAPA Debug Information: < tf2_o> DM allocated 266 bytes <+ 24>
NAPA Debug Information: < tf2_o> DM allocated 277 bytes <+ 11>
NAPA Debug Information: < tf2_i> DM allocated 3670293 bytes <+ 3670016>
NAPA Debug Information: < tf2_i> DM allocated 3670293 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 7340309 bytes <+ 3670016>
NAPA Debug Information: < tf2_o> DM allocated 9175325 bytes <+ 1835016>
NAPA Debug Information: < tf2_o> DM allocated 11010341 bytes <+ 1835016>
NAPA Debug Information: < tf2_o> DM allocated 12845357 bytes <+ 1835016>
NAPA Debug Information: < tf2_o> DM allocated 14680373 bytes <+ 1835016>
NAPA Debug Information: < SC for tf2_o> DM allocated 19267893 bytes <+ 4587520>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_i> DM allocated 19267893 bytes <+ 0>

NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Debug Information: < tf2_o> DM allocated 19267893 bytes <+ 0>
NAPA Tools Information: < tf2[0,0]> Process # 000.009 <- 65535
NAPA Debug Information: < tf2> DM allocated 22937909 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 26607925 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 30277941 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 33947957 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 41287989 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 33947957 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 41287989 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 33947957 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 30277941 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 26607925 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 22937909 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 19267893 bytes <- 3670016>
NAPA Tools Information: < tf2[0,0]> Process # 000.008 <- 131071
NAPA Debug Information: < tf2> DM allocated 22937909 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 26607925 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 30277941 bytes <+ 3670016>
NAPA Debug Information: < tf2> DM allocated 33947957 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 41287989 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 33947957 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 41287989 bytes <+ 3670016>
NAPA Debug Information: < fft> DM allocated 37617973 bytes <- 3670016>
NAPA Debug Information: < fft> DM allocated 33947957 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 30277941 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 26607925 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 22937909 bytes <- 3670016>
NAPA Debug Information: < tf2> DM allocated 19267893 bytes <- 3670016>
```

**NAPA has a VERY STRICT control on memory allocation and I/O usage.**

**Errors are catched on the fly.**

**Dubious behavior is catched.**

**Here we are running the simulator with an additional instruction to show the dynamic memory management at work**

...

*debug DM*

...



```
Administrator : NAPA Compile and Run: *** fft.nap ***

[fft] **** MAC Preprocessor Running ****
[fft] **** NAPA Compiler    Running ****
[fft] **** GCC Compiler     Running ****
[fft] **** User's Simulator Running ****

**** 4 FFT

NAPA Run Time Warning:  <directive>
-> at line 17 of main netlist
Directive <WINDOWING> is not registered

NAPA Run Time Warning:  <debug>
-> at line 21 of main netlist
Debugging directive <FFT> has probably no effect

NAPA Tools Information: <      fft[0]> Process # 000      <- 262143
NAPA Tools Information: <      fft[0]> Process # 001      <- 524287
NAPA Tools Information: <      fft[0]> Process # 002      <- 786431
NAPA Tools Information: <      fft[0]> Process # 003      <- 1048575

Normal Termination
****

Random Seed [1] :          689830978 ****
Output Tag [0] :          982076502 ****
NAPA Compiler   :          V3.01 for Win64 ****
in Netlist      :          fft.tmp ****
Simulator Index:          1048576 ****
Simulation Time :          1.04858 s ****

put/Output      :
  fft.log        :          [ 0] ****
  ffts.out       :          [ 0] ****

opwatch         :          H00:M00:S13.285 ****

G File Ready   :          fft.log ****

Press Enter to continue . . .
```

NAPA controls also the instructions which appear to be ineffective.

Here the user asks for a 'directive' and a 'debug' instruction which apparently have probably no effect.

...  
directive WINDOWING ROSENFELD

...  
debug FFT

...



Dedicated Solutions are Implemented for  
the Modeling and Simulation of :

*Analog SWC circuits,*

*Linear circuits described in Laplace domain,*

*Linear circuits described with elementary components with  
occasional percussion,*

*Limited width digital register arithmetic,*

*PLL,*

*etc... etc...*



# Last but not Least !

*A -very- important NAPA user-defined function '**sarc**' uses*

**'Semi Analytical Recursive Convolution'**


*to model accurately and simulate linear circuits with  
on-demand percussion.*

*In addition to continuous time domain circuits, this function  
allows the simulation of switched capacitors circuits at the  
switch level, class D amplifiers, DC-DC converters, etc..*

*This important solution is developped by Jacques Mequin and  
deserves a dedicated and detailed presentation.*

# Simulating with SARC :

# Simulation at lower level



**Electrical modeling** of the switched capacitor integrator  
*offset, limited gain, limited bandwidth, parasitic capacitances, switches*

**Mixed signal modeling** of the modulator :  
*integrator, comparator, multiplexer*

```

NETLIST( [V,      Vin,     i,      Gnd      ] , /* the inputs */
         [V,      Vf,      f,      Gnd      ] ,
         [V,      Avoff,   Ab,     Gnd      ] ,

         [R,      Arlia,   i,      Ai1      ] ,
         [R,      Ar2ib,   Ail,    Gnd      ] ,
         [C,      Aci,     Ail,    Ai2      ] ,
         [R,      Arlic,   Ai2,    Gnd      ] ,
         [R,      Ar2id,   Ai2,    Aa       ] ,
         [R,      Ar1ja,   f,      Aj1      ] ,
         [R,      Ar2jb,   Aj1,    Gnd      ] ,
         [C,      Acj,     Aj1,    Aj2      ] ,
         [R,      Ar1jc,   Aj2,    Gnd      ] ,
         [R,      Ar2jd,   Aj2,    Aa       ] ,
         [C,      Aca,     Aa,     Gnd      ] ,
         [G,      Agm,     Ao,     Gnd,    Aa,    Ab ] ,
         [R,      Ards,   Ao,     Gnd      ] ,
         [C,      Aco,     Ao,     Gnd      ] ,
         [C,      Acs,     Aa,     Ao       ] ,
         [R,      Cr1,     Ao,     Co       ] ,
         [C,      Cload,   Co,     Gnd      ] ) ) ;

OUTPUTS( V(Aa), V(Ao), V(Co) ) ; /* the outputs */

AKA( PHI1, Arlia, Arlic, Ar1ja, Ar1jc, Cr1 ) ;
AKA( PHI2, Ar2ib, Ar2id, Ar2jb, Ar2jd ) ;

GENERATE_MIMO( ) ;

```

SD1\_core netlist  
(MAXIMA)

```

cell_interface $Voutd $Vin $Vref $Clk $Afile $Cfile

title " [Analog 1st Order SD Modulator with SARC model] "

node $PHI1 dalgebra $Clk? $ROff : $ROn // variable resistance
node $PHI2 dalgebra $Clk? $ROn : $ROff // variable resistance
dvar $ROn 1.0e3
dvar $ROff 1.0e9

dvar $a 1.0 // scaling input
dvar $g 1.0 // scaling reference
dvar $Aci $a*$Acs
dvar $Acj $g*$Acs
dvar $Acs 5.0e-12
dvar $ibias 125.0e-6 // opamp bias current
data $Afile $Agm $Ards $VoffA $Aca $Aco $ibias

ganging $parms[] $Aca $Aci $Acj $Aco $Acs $Ck $PHI1 $PHI2 $Ards $Agm
node $tag duser sarc SD1_core() $parms $VoffA $fdbck $vin
node ($Aa) duser sarc $tag (V@Aa)
node ($Ao) duser sarc $tag (V@Ao)
node ($Co) duser sarc $tag (V@Co)

data $Cfile $VoffC $Ck
node $Cod delay $Co
node $Voutd comp $Cod $VoffC
node $fdbck mux $Voutd $Vref -$Vref

```

SD1 modulator cell netlist

```

data_interface      $gm $rds $off $ca $co   $ib

declare  (true)  (100.0e-6 <= $ib) && (150.0e-6 >= $ib)

dvar  $gds  26.0e-9 - 2.4e-15*$ib      - 4.6e-24*$ib*$ib    &update
dvar  $rds  1.0/$gds                      &update

dvar  $gm   300.0e-6 - 230.0e-9*SQRT($ib) + 1.2e-12*$ib  &update

dvar  $ca   0.2e-12                         &constant
dvar  $co   0.4e-12                         &constant

dvar  $off  rand_normal(0.0, 3.0e-3)          opamp data cell netlist

```

```

data_interface      $off  $cin

dvar  $cin   0.5e-12                         &constant

dvar  $off  rand_normal(0.0, 2.0e-3)          comparator data cell netlist

```

```

header <napatool.hdr>
title "Analysis in Time Domain"

fs 2.0e6
node Clk clock "01"
string opfile1 "transconductance_opamp.dat"
string opfile2 "comparator.dat"

interpolate fs 200 // compute 200 samples per phase
node Vin dc 0.123456789
node Vrefa dc (analog) 1.0
node Vout cell sd1 "./sd1.net" Vin Vrefa Clk opfile1..2

output "time.out" Aa Ao Co Vin Vout Clk

nominal fs

terminate 20 <= LOOP_INDEX

alias Aa sd1__Aa
alias Ao sd1__Ao
alias Co sd1__Co

debug SAMPLING SARC_INFO
ping

```

## NAPA Simulation ( Waveforms )



Administrateur : NAPA Compile and Run: Source File \*\*

```
[time_analysis] **** MRC Preprocessor Running ****
[time_analysis] **** Compiler Running ****
[time_analysis] **** GCC Compiler Running ****
[time_analysis] **** SBRCS Engine Linking ****
[time_analysis] **** Rd Rec Simulator Running ****
```

xxxx Analysis in Time Domain [Analog 1st Order SD Modulator with SABC model]

MAPA Debug Information: (sampling)

```

FSL[ 0] -> 2.000000 MHz
FSL[ 1] -> 400.0000 MHz
FSL[ 2] -> 2.000000 MHz
FSL[ 3] -> 1.000000 MHz
FSL[ 4] -> 2.000000 MHz

```


```

      320.0 u <- $rdi_UoffA
      258.7 u <- $rdi_UoffC
      500.0 f <- $rdi_Ck
      11.54 k <- $rdi_Again
      5.000 p <- $rdi_Acr
      5.000 p <- $rdi_Aci
      5.000 p <- $rdi_Rci

```

MAPA Debug Information: (      *src[ 0 ]* )

[ SDI\_core ] - schematic -



E\_S01\_0055

[SD1 core] = sampling at 400,000 MHz

E SD1.scrs 1 inputs 1 Buff- Uf

```

SD1.core    outputs   f(U(0), U(0), U(0)) 3
SD1.core    parameter R1  f(Rco, Rci, Rcl, Rcc, Rcd, Rcf, Cloud, PHI1, PHI2, Ardr, Agm ) 3
SD1.core    parameter H1  rdi_Rco = 0.000000 + -> Rco
SD1.core    parameter H2  rdi_Rci = 0.000000 + -> Rci
SD1.core    parameter H3  rdi_Rcl = 0.000000 + -> Rcl
SD1.core    parameter H4  rdi_Rcc = 400.000000 + -> Rcc
SD1.core    parameter H5  rdi_Rcd = 500.000000 + -> Rcd
SD1.core    parameter H6  rdi_Phi1 = 500.000000 + -> PHI1
SD1.core    parameter H7  rdi_Phi2 = 0.000000 + -> PHI2
SD1.core    parameter H8  rdi_Ardr = 0.000000 + -> Ardr
SD1.core    parameter H9  rdi_Agma = 0.000000 + -> Agm
SD1.core    parameter H10 rdi_Agmb = 99.997 + -> Agm

```

XXXX Normal Termination

\*\*\*\*\* Random Seed [I] : 693807855 \*\*\*\*\*  
\*\*\*\*\* Output Tag [O] : 451714812 \*\*\*\*\*

xxxx MAPA Compiler : 93.02 for Win64 xxxx

\*\*\*\* Main Metlist : time\_analysis.tnp \*\*\*\*  
\*\*\*\* Simulator Loops : 4000 \*\*\*\*

\*\*\*\*\* Simulator Index : 20 \*\*\*\*\*  
\*\*\*\*\* Simulation Time : 9.99750 hr \*\*\*\*\*

\*\*\*\* Input/Output : \*\*\*\*


\*\*\*\*\* input-output :  
\*\*\*\*\* -> time.out [ 0 ] \*\*\*\*\*

www.Starwatch.com


[time selected]

[ETRIE\\_analysts](#)


III



# opamp input



# opamp output



## comparator input

```

header <napatool.hdr>
title "Histogram Analysis in Time Domain"

fs      2.0e6
node    Clk      clock  "01"
string  opfile1 "transconductance_opamp.dat"
string  opfile2 "comparator.dat"

dvar    ampldb   -6.0
dvar    ampl     DB2LIN(ampldb, 1.0)
dvar    freq     1234.56789
dvar    ph       rand_uniform(0.0, _2pi_)

interpolate fs 200

node    Vin      osc    0.0  ampl   freq   ph
node    Vrefa   dc     (analog) 1.0
node    Vout    cell   sd1   "./sd1.net"  Vin Vrefa  Clk  opfile1..2
tool   histoval "histo.out"  Ao Vrefa  -3.0  3.0  100
                                (histo.out)  Ao Vrefa  -3.0  3.0  100


nominal fs

terminate 10000 <= LOOP_INDEX


alias   Ao      sd1_Ao
debug   SAMPLING SARC_INFO
ping

```

## NAPA Simulation ( Histogram )



# opamp output, histogram



2 millions loops  
5.4 seconds

```

header <napatool.hdr>
title "FFT Analysis"

fs      2.0e6
node    Clk      clock "01"
string  opfile1 "transconductance_opamp.dat"
string  opfile2 "comparator.dat"

dvar    ampldb -6.0
dvar    ampl   DB2LIN(ampldb, Vrefa)
dvar    freq   1234.56789
dvar    ph     rand_uniform(0.0, _2pi_)

interpolate fs 200
node    Vin      osc 0.0 ampl freq ph
node    Vrefa   dc  (analog) 1.0
node    Voutd   cell sdl "./sd1.net" Vin Vrefa Clk opfile1..2
node    Vrefd   dc  (digital) 1

decimate fs 2 1
ivar    npts   POWEROF2(16)
tool    fft     "fft.out" Voutd Vrefd npts

terminate 1 <= TOOL_INDEX

debug   SAMPLING SARC_INFO
ping

```

## NAPA Simulation ( FFT )



Administrateur : NAPA Compile and Run: Source File \*\*\*

```
[ffff_analyzer] XXXXX MAC Preprocessor Running XXXXX
[ffff_analyzer] XXXXX MMRA Compiler Running XXXXX
[ffff_analyzer] XXXXX GCC Compiler Running XXXXX
[ffff_analyzer] XXXXX SHRC Engine Linking XXXXX
[ffff_analyzer] XXXXX Rd Hoc Simulator Running XXXXX

MMRA Ping Information : "duration_zero()": from file "/Simulate/HapoDor/Hdr/User/zeros.hdr"
MMRA Ping Information : "Ping1_ffff()": from file "/Simulate/HapoDor/Hdr/User/ffff.hdr"
MMRA Ping Information : "SDL_core()": from file "/Simulate/HapoDor/Mac/SDL/SDL_core.hdr"
MMRA Ping Information : "print_uar()": from file "/Simulate/HapoDor/Hdr/Function/print_uar.hdr"
MMRA Ping Information : "rand_normal()": from file "/Simulate/HapoDor/Hdr/Function/random.hdr"
MMRA Ping Information : "rand_uniform()": from file "/Simulate/HapoDor/Hdr/Function/random.hdr"
```

\*\*\*\*\* FFT Analysis [Analog 1st Order SD Modulator with SARC model]

MAPA Debug Information: ( sampling)

$F_s[0] \rightarrow 2.00000$  MH<sub>2</sub>  
 $F_s[1] \rightarrow 400.000$  MH<sub>2</sub>  
 $F_s[2] \rightarrow 2.00000$  MH<sub>2</sub>  
 $F_s[3] \rightarrow 1.22222$  MH<sub>2</sub>

```


***** 5.000 P <- rd2_Acr
***** 5.000 P <- rd2_Aci
***** -0.016 M <- rd2_Uoff
***** -1.276 M <- rd2_Uoff
***** 500.0 F <- rd2_Ck
***** 11.54 K <- rd2_Haci
***** 5.000 P <- rd2_Haci

```

MAPA Debug Information: ( sarcl 01)

[ SDI\_core ] - schematic

<<< STAGE A >>> <<< STAGE C >>>



**OPAMP :**  $a - \frac{ca}{rds} = \text{sign}(a-b) \cdot rds$   $\Leftrightarrow c = \frac{rds}{\text{sign}(a-b)}$

```

COMP : a --- a
          |
          ck ==+
          |
          b --- a>b >-
  
```

[ SP1-005 ] 1 - Initialization

E\_SRI\_0001 1 reading at 800,000 MHz

```

  inputs        { Roff, Uf, Vin } 
  outputs       { UCao, UCe, UCc } 
parameters
  parameter H1    rd2_Aco == 200_000 f >> Aco
  parameter H2    rd2_Aci == 0.00000 f >> Aci
  parameter H3    rd2_Acl == 0.00000 f >> Acl
  parameter H4    rd2_Acc == 400_000 f >> Acc
  parameter H5    rd2_Acc == 5_00000 f >> Acc
  parameter H6    rd2_Cd == 500_000 f >> Cloud
  parameter H7    rd2_PHI1 == 0.00000 f >> PHI1
  parameter H8    rd2_PHI2 == 0.00000 f >> PHI2
  parameter H9    rd2_Hdr == -0.4615 N >> Hdr

```

Model Test Information (Version 4.04) Page 8 of 8 (4/24/2011)

www.legal-translation.com

\*\*\*\*\* Random Seed [1] : 633784804 \*\*\*\*\*

\*\*\*\*\* Output Tag [0] : 459961423 \*\*\*\*\*

MAPA Compiler 03.02 for Win64

xxxx Math MeetList : ttt\_analysts17.tmvx xxxx  
xxxx Simulator Loops : 26214201 xxxx  
xxxx Simulation ID : 424201 xxxx

\*\*\*\*\* Simulator Index : 131091 \*\*\*\*\*  
\*\*\*\*\* Simulation Time : 65.5355 ms \*\*\*\*\*

\*\*\*\*\* Input/Output : \*\*\*\*\*


\*\*\*\*\* -> fft.out [ 0 ] \*\*\*\*\*

\*\*\*\*\* Stopwatch : H00:M01:505.702 \*\*\*\*\*

26.2 millions loops  
66 seconds



FFT Analysis [Analog 1st Order SD Modulator with SARC model]  
Yves Leduc



```

header <napatool.hdr>
title "TSNR Analysis"

fs 2.0e6
node Clk clock "01"
string opfile1 "transconductance_opamp.dat"
string opfile2 "comparator.dat"

dvar ampldb LINSWEEP(TOOL_INDEX, -50.0, 0.0, 26) &update &export
dvar ampl DB2LIN(ampldb, 1.0) &update
dvar freq 1234.56789 &constant
dvar ph rand_uniform(0.0, _2pi_) &constant

interpolate fs 200
node Vin osc 0.0 ampl freq ph
node Vrefa dc (analog) 1.0
node Voutd cell sdl "./sd1.net" Vin Vrefa Clk opfile1..2
node Vrefd dc (digital) 1

decimate fs 2 1
ivar npts POWEROF2(16)
tool tsnr "tsnr.out" Voutd Vrefd 8.0e3 npts


terminate 0.0 <= ampldb
debug SAMPLING SARC_INFO
ping

```

## NAPA Simulation TSNR



TSNR Analysis [Analog 1st Order SD Modulator with SARC model]  
Yves Leduc





# NAPA Has MANY Other Nice Features.

*They are listed in the **NAPA User's Manual** and in the NAPA Quick Card.*

*The **NAPA Primer Booklet** describes in details the advanced features of NAPA.*

*They deserve a visit !*





|                  |                     |                    |
|------------------|---------------------|--------------------|
| alias            | fs                  | <i>ping</i>        |
| array            | ganging             | <i>post</i>        |
| assert           | gateway             | <i>random_seed</i> |
| <i>call</i>      | header              | <i>restart</i>     |
| command_line     | init                | <i>stuck</i>       |
| <i>comment</i>   | inject              | <i>string</i>      |
| data             | input               | <i>synchronize</i> |
| debug            | cell_interface      | <i>terminate</i>   |
| decimate         | data_interface      | <i>title</i>       |
| declare          | interlude           | <i>tool</i>        |
| <i>directive</i> | interpolate         | <i>ts</i>          |
| drop             | ivar                | <i>update</i>      |
| <i>dump</i>      | <i>load</i>         | <i>void</i>        |
| dvar             | <i>napa_version</i> | <i>warning</i>     |
| error            | node                | #*                 |
| event            | nominal             |                    |
| export           | opcode              |                    |
| <i>format</i>    | output              |                    |

# NAPA Instructions



|          |                |            |          |          |
|----------|----------------|------------|----------|----------|
| adc      | clip           | fznand     | muller   | rom2     |
| algebra  | clock          | fznor      | mux      | rshift   |
| alu      | comp           | fznot      | nand     | rshift1  |
| and      | copy           | gain       | noise    | rshift2  |
| average  | cosine         | generator  | nor      | sign     |
| bshift   | dac            | hold       | not      | sine     |
| btoi     | dalgebra       | ialgebra   | offset   | square   |
| buffer   | dc             | integrator | or       | step     |
| bwand    | delay          | inv        | osc      | sub      |
| bwbuffer | differentiator | itob       | poly     | sum      |
| bwinv    | div            | itod       | prod     | toggle   |
| bwnand   | dtoi           | itool      | quant    | track    |
| bwnor    | dtool          | iuser      | ram      | triangle |
| bwnot    | duser          | latch      | ram2     | trig     |
| bwor     | equal          | lshift     | rect     | uadc     |
| bwxnor   | fzand          | max        | register | udac     |
| bwxor    | fzbuffer       | merge      | relay    | wsum     |
| cell     | fzinv          | min        | rip      | xnor     |
| change   | fzor           | mod        | rom      | xor      |
|          |                |            |          | zero     |

## NAPA Nodes

ABS(x)  
SIGN(x)  
MIN(x,y)  
MAX(x,y)  
LIMIT(x,l,h)  
ISINSIDE(x,l,h)  
ISOOUTSIDE(x,l,h)  
ISEQUAL(x,y)  
ISNOTEQUAL(x,y)  
ISTIME(t)  
ISSMALL(x)  
ISNOTSMALL(x)  
ISEVEN(x)  
ISODD(x)  
ISINTEGER(x)  
ISPOWEROF2(n)  
POWEROF2(n)  
MODULO(x,y)  
SIN(x)  
COS(x)  
SQRT(x)  
LOG(x)  
POW(x,y)  
ROOT(x,y)  
LOG10(x)  
POW10(x)  
D2I(x)  
I2D(n)  
DB2LIN(x,r)  
LIN2DB(x,r)  
DB2POW(x,r)  
POW2DB(x,r)  
RAD2DEG(x)  
DEG2RAD(x)  
LENGTH(s)  
LINDOMAIN(c,b,e)  
LOGDOMAIN(c,b,e)  
LINSWEEP(c,b,e,n)  
LOGSWEEP(c,b,e,n)  
RAND\_01()  
RAND\_01\_X()  
FSS(nseg)  
STS(nseg)  
NIS(nseg)  
IO\_MANAGER(c,f,n,s,t)  
ISDELAYED(f,i)  
ISOPTION(f,i,o)  
ISNOTOPTION(f,i)  
PING(fun)



# Built-in C Macros



|                            |                       |                      |                         |
|----------------------------|-----------------------|----------------------|-------------------------|
| Activation\chirp.net       | Butterworth\LP8.net   | Filter\1p1z.net      | Filter\filt11.net       |
| Activation\chirp2.net      | Butterworth\LP9.net   | Filter\2p2z.net      | Filter\filt22.net       |
| Activation\chirp2_g.net    | CDSD\m1.net           | ISD\m.net            | Filter\filt33.net       |
| Activation\chirp_g.net     | CDSD\m11.net          | Latch\DFF1.net       | Filter\lp1.net          |
| Activation\pulse.net       | CDSD\m2.net           | Latch\DFF2.net       | Filter\lprc1.net        |
| Activation\resonator.net   | Cell\1.net            | Latch\SR.net         | Filter\lprc2.net        |
| Activation\sigmoid.net     | Cell\2.net            | Logic\ladder.net     | Filter\ma.net           |
| Activation\step.net        | Cell\3.net            | Logic\ladder2b.net   | Filter\mbf2.net         |
| Activation\three_phase.net | Cell\4.net            | Logic\ladder3b.net   | Filter\nyq365.tap       |
| Activation\triangle.net    | Cell\5.net            | Logic\ladd_evn.net   | Filter\nyquist.net      |
| Adder\i1.net               | Cell\6.net            | Logic\ladd_gen.net   | Integrator1\d1.net      |
| Adder\i1_a.net             | Cell\d1.net           | Logic\add_odd.net    | Integrator1\d1i1.net    |
| Adder\i2.net               | Cell\d2.net           | Logic\carry.net      | Integrator1\d1i1_a.net  |
| Adder\i2_a.net             | Cell\d3.net           | Logic\half_adder.net | Integrator1\d1i1_ac.net |
| Adder\i3.net               | Cell\d4.net           | Logic\sum.net        | Integrator1\d1_a.net    |
| Adder\i3_a.net             | Cell\d5.net           | Measure\energy.net   | Integrator1\d1_ac.net   |
| Adder\i4.net               | Cell\d6.net           | Measure\freq.net     | Integrator1\d1_r.net    |
| Adder\i4_a.net             | Comparator\1_h.net    | Measure\slope.net    | Integrator1\d2.net      |
| ASD\m1.net                 | Comparator\2.net      | Misc\adder.net       | Integrator1\d2_a.net    |
| ASD\m11.net                | Comparator\2_a.net    | Misc\channel.net     | Integrator1\d2_ac.net   |
| ASD\m2.net                 | Comparator\2_h.net    | Misc\cint.net        | Integrator1\d2_r.net    |
| ASD\m211.net               | Comparator\3.net      | Misc\cintd.net       | Integrator1\d3.net      |
| ASD\m21_va.net             | Comparator\d1_h.net   | Misc\gdelay.net      | Integrator1\d3_a.net    |
| ASD\m22_va.net             | Comparator\d2.net     | Misc\GTswitch.net    | Integrator1\d3_ac.net   |
| ASD\m22_vc.net             | Comparator\d2_a.net   | Misc\clintd.net      | Integrator1\d3_r.net    |
| ASD\m2ff.net               | Comparator\d2_h.net   | Misc\clintm.net      | Integrator1\d4.net      |
| Bessel\LP1.net             | Comparator\d3.net     | Misc\clintz.net      | Integrator1\d4_a.net    |
| Bessel\LP2.net             | Counter\bincount.net  | Misc\rv1.net         | Integrator1\d4_ac.net   |
| Bessel\LP3.net             | Counter\counter.net   | Modulation\am.net    | Integrator1\i1.net      |
| Bessel\LP4.net             | Counter\counter2.net  | Modulation\am2.net   | Integrator1\i1_a.net    |
| Bessel\LP5.net             | Counter\edgecount.net | Modulation\fm.net    | Integrator1\i1_ac.net   |
| Bessel\LP6.net             | Counter\modcnt.net    | Modulation\fm2.net   | Integrator1\i1_ct.net   |
| Bessel\LP7.net             | Counter\modcnt2.net   | Modulation\phm.net   | Integrator1\i2.net      |
| Bessel\LP8.net             | Counter\modcntr.net   | Noise\jitter.net     | Integrator1\i2_a.net    |
| Biquad\Martin_Sedra.net    | Counter\modcntr2.net  | Noise\ktoverc.net    | Integrator1\i2_ac.net   |
| Biquad\SWC.net             | DC_removal\dcr0.net   | Noise\pink.net       | Integrator1\i2_ct.net   |
| Biquad\SWC1.net            | DC_removal\dcr1.net   | Noise\clock.net      | Integrator1\i3.net      |
| Biquad\SWC2.net            | DC_removal\dcr2.net   | Noise\red.net        | Integrator1\i3_a.net    |
| Biquad\z.net               | DC_removal\dcr4.net   | Processor\bbh.net    | Integrator1\i3_ac.net   |
| Butterfly\4.net            | Detect\d.net          | Processor\bbh4.net   | Integrator1\i3_ct.net   |
| Butterfly\4b.net           | Detect\l.net          | PWL\d.net            | Integrator1\i4.net      |
| Butterfly\4b_hl.net        | Detect\ud.net         | PWL\i.net            | Integrator1\i4_a.net    |
| Butterworth\LP1.net        | Differentiator\1.net  | PWM\1.net            | Integrator1\i4_ac.net   |
| Butterworth\LP10.net       | DSD\m1.net            | PWM\2.net            | Integrator1\i4_ct.net   |
| Butterworth\LP2.net        | DSD\m11.net           | PWM\3.net            | Integrator2\1.net       |
| Butterworth\LP3.net        | DSD\m2.net            | PWM\4.net            | Integrator2\1_a.net     |
| Butterworth\LP4.net        | DWA\16_d.net          | Range\max.net        | Integrator2\1_ac.net    |
| Butterworth\LP5.net        | DWA\4_d.net           | Range\max_z.net      | Integrator2\2.net       |
| Butterworth\LP6.net        | DWA\8.net             | Range\min.net        | Integrator2\2_a.net     |
| Butterworth\LP7.net        | DWA\8_d.net           | Range\min_z.net      | Integrator2\2_ac.net    |
|                            |                       | Range\width.net      | Integrator2\3.net       |
|                            |                       | Sequence\a.net       | Integrator2\3_a.net     |

|                |                |                         |
|----------------|----------------|-------------------------|
| Adder\op1.dat  | Array\2x2.dat  | Array\8x3.dat           |
| Adder\op2.dat  | Array\2x3.dat  | Array\8x4.dat           |
| Array\10x1.dat | Array\2x4.dat  | Array\9x1.dat           |
| Array\10x2.dat | Array\2x5.dat  | Array\9x2.dat           |
| Array\10x3.dat | Array\2x6.dat  | Array\9x3.dat           |
| Array\11x1.dat | Array\2x7.dat  | Array\9x4.dat           |
| Array\11x2.dat | Array\2x8.dat  | Array\c2_a.dat          |
| Array\11x3.dat | Array\2x9.dat  | Array\c3_a.dat          |
| Array\12x1.dat | Array\3x1.dat  | Array\c4_a.dat          |
| Array\12x2.dat | Array\3x10.dat | Array\c4_b.dat          |
| Array\12x3.dat | Array\3x11.dat | Array\c5_a.dat          |
| Array\13x1.dat | Array\3x12.dat | Array\c5_b.dat          |
| Array\13x2.dat | Array\3x2.dat  | ASD\cmp2.dat            |
| Array\14x1.dat | Array\3x3.dat  | ASD\cmp3.dat            |
| Array\14x2.dat | Array\3x4.dat  | ASD\cmp4.dat            |
| Array\15x1.dat | Array\3x5.dat  | ASD\cmp5.dat            |
| Array\15x2.dat | Array\3x6.dat  | ASD\cmp6.dat            |
| Array\16x1.dat | Array\3x7.dat  | ASD\m1.dat              |
| Array\16x2.dat | Array\3x8.dat  | ASD\m11.dat             |
| Array\17x1.dat | Array\3x9.dat  | ASD\m2.dat              |
| Array\18x1.dat | Array\4x1.dat  | ASD\m211.dat            |
| Array\1x1.dat  | Array\4x2.dat  | ASD\m21_va.dat          |
| Array\1x10.dat | Array\4x3.dat  | ASD\m22_va.dat          |
| Array\1x11.dat | Array\4x4.dat  | ASD\m22_vc.dat          |
| Array\1x12.dat | Array\4x5.dat  | ASD\m2ff.dat            |
| Array\1x13.dat | Array\4x6.dat  | ASD\op1.dat             |
| Array\1x14.dat | Array\4x7.dat  | ASD\op2.dat             |
| Array\1x15.dat | Array\4x8.dat  | ASD\op3.dat             |
| Array\1x16.dat | Array\4x9.dat  | ASD\op4.dat             |
| Array\1x17.dat | Array\5x1.dat  | ASD\op5.dat             |
| Array\1x18.dat | Array\5x2.dat  | Biquad\Martin_Sedra.dat |
| Array\1x2.dat  | Array\5x3.dat  | Comparator\cmp1.dat     |
| Array\1x3.dat  | Array\5x4.dat  | Comparator\cmp2.dat     |
| Array\1x4.dat  | Array\5x5.dat  | Integrator1\op1.dat     |
| Array\1x5.dat  | Array\5x6.dat  | Integrator1\op2.dat     |
| Array\1x6.dat  | Array\5x7.dat  | Integrator1\op3.dat     |
| Array\1x7.dat  | Array\6x1.dat  | Integrator1\opreal.dat  |
| Array\1x8.dat  | Array\6x2.dat  | Integrator2\op1.dat     |
| Array\1x9.dat  | Array\6x3.dat  | Integrator2\op2.dat     |
| Array\2x1.dat  | Array\6x4.dat  |                         |
| Array\2x10.dat | Array\6x5.dat  |                         |
| Array\2x12.dat | Array\6x6.dat  |                         |
| Array\2x13.dat | Array\7x1.dat  |                         |
| Array\2x14.dat | Array\7x2.dat  |                         |
| Array\2x15.dat | Array\7x3.dat  |                         |
| Array\2x16.dat | Array\7x4.dat  |                         |
| Array\2x11.dat | Array\7x5.dat  |                         |
|                | Array\8x1.dat  |                         |
|                | Array\8x2.dat  |                         |



# Data Cells

```

acosh
arithmetic_mean
arithmetic_geometric_mean
asinh
atanh
bessel_i
bessel_j
bessel_k
bessel_y
c2f
c2k
centroidal_mean
choice_between_i
choice_between_d
choice_between_s
coherent
coherent_lindomain
coherent_linsweep
coherent_logdomain
coherent_logsweep
cmp3
compress_A_law
compress_A_law2
compress_mu_law
compress_mu_law2
contraharmonic_mean
db2lin
db2pow
d2i
dec2bin
deg2rad
diode_lv
diode_Ri
diode_Rv
diode_Vi
dirac
dirac2
ET12
expand_A_law
expand_A_law2
expand_mu_law
expand_mu_law2
f2c
factorial
gaussian
geometric_mean
halton
hardlimiter
harmonic_mean
heronian_mean

```

```

GCD
I2d
isign
ispowerof2
k2c
LCM
lin2db
lindomain
linsweep
logdomain
log_factorial
logsweep
parallel_R
parallel_C
pow2db
p2t
kt
powerof2
prompt_for_double
prompt_for_long
prompt_for_yes_no
QR_01
QR_01_x
QR_gaussian
QR_normal
QR_uniform
QR_uniform_x
rad2deg
rand_01
rand_01_x
rand_bernoulli
rand_binomial
rand_chisquare
rand_equilikely
rand_erlang
rand_exponential
rand_gaussian
rand_halfnormal
rand_geometric
rand_lognormal
rand_normal
rand_pascal
rand_poisson
rand_rayleigh
rand_uniform
rand_uniform_x
randomize_array
reldif
rnoise
root_mean_square
round_it
serie_R

```

A\_CONSTANT  
ARITHMETIC\_MEAN  
ARITHMETIC\_GEOMETRIC\_MEAN  
C0  
C2F  
C2K  
CENTROIDAL\_MEAN  
CONTRAHARMONIC\_MEAN  
D2I  
EV  
EPSILON0  
F2C  
G  
KT  
GEOMETRIC\_MEAN  
H  
HARMONIC\_MEAN  
HERONIAN\_MEAN  
I2D  
K  
K2C  
ME  
MU\_CONSTANT  
MU0  
print\_string  
print\_var  
print\_var\_and\_string  
Q  
RNOISE  
ROOT\_MEAN\_SQUARE  
SYSTEM\_TIME  
VT  
Z0



*and hundreds of  
ressources functions*

# C Functions and Macros

|                          |                 |
|--------------------------|-----------------|
| iuser_arithmetic_average | itool_autocorr  |
| duser_arithmetic_average | itool_cfft      |
| duser_coherentwave       | itool_cgft      |
| duser_comb               | itool_cwin      |
| duser_ctm                | itool_disto     |
| iuser_dem                | itool_enbw      |
| duser_dll                | itool_fft       |
| duser_dsinc              | itool_fft_cs    |
| duser_entropy            | itool_freq      |
| duser_fir                | itool_gdel      |
| iuser_fir                | itool_gft       |
| duser_fir_in             | itool_hdecomp   |
| duser_fir_out            | itool_histobin  |
| duser_fm                 | itool_history   |
| iuser_fm                 | itool_histogram |
| duser_geometric_average  | itool_histoslp  |
| duser_harmonic_average   | itool_histoval  |
| duser_ifft               | itool_icn       |
| duser_ilt                | itool_i2decomp  |
| duser_ilt2               | itool_i3decomp  |
| iuser_ifsr               | itool_im2       |
| duser_median             | itool_im3       |
| iuser_median             | itool_inform    |
| duser_intreal            | itool_lag       |
| duser_multitone          | itool_lin       |
| duser_pink               | itool_lsp       |
| duser_pulse              | itool_lspwin    |
| duser_pwl                | itool_output    |
| iuser_pwl                | itool_pdetect   |
| duser_read               | itool_ps        |
| duser_read2              | itool_quinn2    |
| iuser_read               | itool_resp      |
| iuser_read2              | itool_rms       |
| duser_resonator          | itool_sinewave  |
| duser_rms_average        | itool_statslp   |
| iuser_sequence           | itool_statval   |
| duser_sarc               | itool_synchro   |
| duser_sine               | itool_tdecomp   |
| iuser_stable             | itool_tf        |
| duser_sun                | itool_tf2_i     |
| duser_synchro_lindomain  | itool_tf2_o     |
| duser_synchro_logdomain  | itool_tfp       |
| duser_synchro_linsweep   | itool_tsnr      |
| duser_synchro_logsweep   | itool_win       |
| duser_synchro_readsweep  | itool_xcorr     |
| iuser_wave1x16_in        |                 |
| iuser_wave1x16_out       |                 |
| iuser_wave2x16_in        |                 |
| iuser_wave2x16_out       |                 |



# User Functions and Smart Tools

# Conclusions



**NAPA is a Fully Open  
High Level Mixed Signal Simulator.**

**You are the pilot.  
Your creativity is your limitation.**

**SIMULATE WITH MODERATION  
*and intelligence...***




# Questions ?






# The Last Words

" Good model is a good familiar creature  
if it be well used " [1]



- [1] <sup>309</sup> Come, come, good wine is a good familiar creature  
<sup>310</sup> if it be well used"

*William Shakespeare (1564-1616)*  
*Othello, II. iii*



# Thank You !

***“UNIVERSITY WARNING: (1) According to the Surgeon General, students should not abuse of simulators during their cursus because of the risk of brain defects. (2) Use of simulators impairs your ability to drive a car or operate a mobile phone, and may cause severe service disruptions”***

# Appendix



## HWiINFO64 @ ASUS B33E - System Summary

**CPU**

|                            |                               |               |
|----------------------------|-------------------------------|---------------|
| <b>Intel Core i5-2450M</b> |                               | <b>CPU #0</b> |
| Stepping                   | J1                            | Cores 2       |
| Codename                   | Sandy Bridge-MB SV            | Logical 4     |
| Cache                      | 2x32 + 2x32 + 2x256 + 3M      | µCU 25        |
| Prod. Unit                 | Platform Socket G2 (rPGA988B) |               |
| TDP 35 W                   | SSPEC SR0CH,SR04X             |               |

**Features**

|        |               |               |            |              |              |               |
|--------|---------------|---------------|------------|--------------|--------------|---------------|
| MMX    | 3DNow!        | 3DNow!-2      | <b>SSE</b> | <b>SSE-2</b> | <b>SSE-3</b> | <b>SSSE-3</b> |
| SSE4A  | <b>SSE4.1</b> | <b>SSE4.2</b> | <b>AVX</b> | AVX2         | AVX-512      |               |
| BMI2   | ABM           | TBM           | FMA        | ADX          | XOP          |               |
| DEP    | VMX           | SMX           | SMEP       | SMAP         | TSX          | MPX           |
| EM64T  | EIST          | TM1           | TM2        | HTT          | Turbo        |               |
| AES-NI | RDRAND        | RDSEED        | SHA        |              |              |               |

**Operating Point**

|               | Clock      | Ratio  | Bus       | VID      |
|---------------|------------|--------|-----------|----------|
| CPU LFM (Min) | 800.0 MHz  | 8.00x  | 100.0 MHz | -        |
| CPU HFM (Max) | 2500.0 MHz | 25.00x | 100.0 MHz | -        |
| CPU Turbo     | 3100.0 MHz | 31.00x | 100.0 MHz | -        |
| CPU Status    | -          | -      | 99.8 MHz  | 0.7705 V |

|       |               |             |             |
|-------|---------------|-------------|-------------|
| Core0 | Clock 798 MHz | Ratio 8.00x | ThermMon OK |
| Core1 | Clock 798 MHz | Ratio 8.00x | ThermMon OK |

**Drives**

| Interface     | Model                                 |
|---------------|---------------------------------------|
| SATA 3 Gb/s   | WDC WD5000BPKT-80PK4T0 [500 GB, 16MB] |
| SATA 1.5 Gb/s | MATSHITADVD-RAM UJ8A2ASW [DVD+R DL]   |

**GPU**

|  |         |
|--|---------|
| <b>Intel Sandy Bridge-MB GT2+ - Integrated Graph</b> |         |
| <b>Intel GRAPHICS</b>                                |         |
| Intel HD Graphics 3000                               |         |
| Sandy Bridge GT2+                                    |         |
| PCI  |         |
| <b>GPU #0</b>  | 2108 MB |
| ROPs   | -       |
| Shaders  | -       |

**Current Clocks (MHz)**

|                  |                     |                 |
|------------------|---------------------|-----------------|
| <b>GPU</b> 650.0 | <b>Memory</b> 665.0 | <b>Shader</b> - |
|------------------|---------------------|-----------------|

**Motherboard** ASUS B33E

**Chipset** Intel HM65 (Cougar Point) [B3]

**BIOS** 02/17/2012 BIOS Version B33E.206

**Memory**

|                     |                        |
|---------------------|------------------------|
| <b>Size</b> 8192 MB | <b>Type</b> DDR3 SDRAM |
|---------------------|------------------------|

**Current Timing**

|                              |              |      |     |          |
|------------------------------|--------------|------|-----|----------|
| <b>Clock</b> 665.3 MHz       | =            | 6.67 | x   | 99.8 MHz |
| <b>Mode</b>                  | Dual-Channel |      |     | CR 1T    |
| <b>Timing</b> 9 - 9 - 9 - 24 | tRC          | tRFC | 107 |          |

**Modules**

|   |
|---|
| [#0] Hynix (Hyundai) HMT351S6CFR8C-H9                 |
| <b>Size</b> 4096 MB <b>Clock</b> 667 MHz <b>ECC</b> N |
| <b>Type</b> PC3-10600 DDR3 SDRAM SO-DIMM              |

| Freq  | CL | RCD | RP | RAS | RC | Ext. | V    |
|-------|----|-----|----|-----|----|------|------|
| 666.7 | 9  | 9   | 9  | 24  | 33 | -    | 1.50 |
| 600.0 | 8  | 8   | 8  | 22  | 30 | -    | 1.50 |
| 533.3 | 7  | 7   | 7  | 20  | 27 | -    | 1.50 |
| 400.0 | 6  | 6   | 6  | 15  | 20 | -    | 1.50 |
| 333.3 | 5  | 5   | 5  | 12  | 17 | -    | 1.50 |

**OS** Microsoft Windows 7 Professional (x64) Build 7601

**Close**



FYI, my computer